Renesas R5F563TEAGFB#V1
- Part No.:
- R5F563TEAGFB#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TEAGFB#V1.pdf
- Description:
- 32BIT MCU RX63T
- Quantity:
- Payment:

- Shipping:

Inventory:1,856
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEAGFB#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B (ISO 11898-1 compliant), and hardware-accelerated Digital Power Supply Controller (DPC) logic - enabling real-time compensator calculations for switched-mode power supplies.
For engineers reviewing the R5F563TEAGFB#V1 datasheet, R5F563TEAGFB#V1 pinout, R5F563TEAGFB#V1 application, or R5F563TEAGFB#V1 equivalent, key selection criteria include its 144-pin LQFP package with 81 GPIOs, -40°C to +85°C operating range, 512 KB on-chip flash with no wait states at 100 MHz, 48 KB SRAM, and support for IEC 60730 safety compliance via oscillation-stop detection, CRC, self-diagnostic ADC, and independent watchdog timer.
Technical Context
The R5F563TEAGFB#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. It supports little-endian data arrangement and includes memory protection unit (MPU) for secure execution.
Its timing subsystem features MTU3 (100-MHz 16-bit multi-function timer with 8 channels) and GPT (100-MHz 16-bit general PWM timer with 8 channels), both capable of three-phase complementary PWM generation with hardware dead-time insertion and sub-nanosecond PWM delay control (312 ps resolution at 100 MHz). The DPC unit performs fixed-point compensator calculations using ADC measurement results for closed-loop digital power control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables real-time control loop execution in <1 µs |
| Flash Memory | 512 KB on-chip main flash, zero-wait-state access at 100 MHz, programmable via USB/SCI/JTAG |
| ADC Resources | Dual 12-bit S12ADB units (4 ch × 2) + one 10-bit ADA (20 ch); simultaneous 7-channel sampling supported |
| PWM Capability | MTU3: 2 × three-phase complementary PWM outputs; GPT: 4 × single-phase or 1 × three-phase + 1 × single-phase; hardware dead-time insertion |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for digital SMPS compensator calculation using ADC inputs |
| Safety Features | IEC 60730-compliant: oscillation-stop detection, CRC calculator, IWDT with dedicated 125-kHz LOCO, self-diagnostic ADC |
Pinout & Package
Package: PLQP0144KA-A, 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Separate analog/digital domains: AVCC0/AVCC for ADC/DAC reference; PLLVCC for PLL; VCC_USB for USB PHY |
| XTAL / EXTAL | External crystal oscillator input/output | Supports 4–12.5 MHz crystals; enables precise clock source for USB, CAN, and high-accuracy timing |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O pins | Configurable for complementary PWM, phase counting, or input capture; supports 3-phase inverter gate drive |
| GTIOCA0–GTIOCB3 | GPT waveform I/O pins | Enable single- or three-phase complementary PWM with programmable dead time and sub-cycle delay (312 ps) |
| AN000–AN007 | Analog input channels | Eight dedicated pins for 12-bit S12ADB; support simultaneous sampling across up to 7 channels |
| DA0 / DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs referenced to VREF; used for analog feedback injection or reference generation |
| CAN_TX / CAN_RX | CAN bus transceiver interface | Dedicated differential pair compliant with ISO 11898-1; supports 32 mailbox FIFO for robust automotive/industrial messaging |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver with 2 KB on-chip RAM buffer; supports device/host/OTG modes without external PHY |
Key Features
| Feature | Design Value |
|---|---|
| Hardware DPC Unit | Fixed-point compensator engine computes PID/lead-lag transfer functions in real time using ADC measurements - eliminates software overhead in digital SMPS control loops |
| Simultaneous Multi-ADC Sampling | Three independent ADC units (two 12-bit + one 10-bit) coordinate to sample up to 7 channels concurrently - critical for vector-controlled motor drives |
| Sub-Nanosecond PWM Delay | GPT supports 312-ps PWM edge timing resolution at 100 MHz - enables precise dead-time tuning and gate driver skew compensation |
| IEC 60730 Safety Logic | On-chip oscillation-stop detector, CRC generator, IWDT with dedicated LOCO, and ADC self-test reduce external safety component count for Class B certification |
| Flexible Clock Domain Partitioning | Independent clock dividers for ICLK, PCLKA/B/C/D/FCLK enable optimal trade-offs between CPU speed, peripheral bandwidth, and power consumption |
Applications
| Industrial Motor Drive | Digital AC-DC Power Supply |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, PWM generation for 6-step commutation, and synchronized current/voltage sensing via simultaneous ADC sampling. Use Value: MTU3's hardware complementary PWM with automatic dead-time insertion and GPT's 312-ps delay control eliminate CPU load and ensure safe gate driving under transient conditions. |
Use Scenario: Digitally controlled LLC resonant converter in server PSUs and telecom rectifiers. IC Role / Device Role / Timing Role: Closed-loop regulation using DPC unit to compute compensator output from 10-bit ADC voltage/current samples; USB for firmware updates and telemetry. Use Value: Integrated DPC reduces external DSP/FPGA requirement; dual 12-bit ADCs with programmable gain amplifiers enable accurate low-side current sensing across wide dynamic range. |
| Automotive Onboard Charger (OBC) | Uninterruptible Power Supply (UPS) |
|
Use Scenario: Bidirectional AC-DC/DC-DC conversion in EV onboard chargers compliant with ISO 15118 and SAE J1772. IC Role / Device Role / Timing Role: CAN interface for vehicle communication; USB for diagnostics; simultaneous ADC sampling for grid voltage, battery voltage, and phase currents. Use Value: CAN 2.0B with 32 mailboxes ensures deterministic message handling; IEC 60730 safety features support ASIL-B decomposition requirements. |
Use Scenario: Online double-conversion UPS with active PFC and battery inverter stages. IC Role / Device Role / Timing Role: Coordinated control of PFC boost stage and DC-AC inverter using MTU3/GPT timers; 10-bit 20-channel ADC monitors all critical analog signals. Use Value: 20-channel 10-bit ADC enables comprehensive system monitoring without external multiplexers; 48 KB SRAM supports complex state-machine and logging buffers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V1 | Same RX63T family, identical 144-pin LQFP package, 512 KB flash, 48 KB RAM, but includes CAN module (R5F563TEAGFB#V1 excludes CAN) | Required where CAN bus communication is mandatory (e.g., industrial automation networks) | Select R5F563TEADFB#V1 if CAN is needed; otherwise R5F563TEAGFB#V1 reduces BOM cost and simplifies layout by omitting CAN transceiver components |
| R5F563TCBDFB#V1 | Same package and temperature grade, but reduced resources: 384 KB flash, 32 KB RAM, no DPC unit, no USB, no CAN | Suitable for cost-sensitive, non-safety-critical motor control without digital power features | Choose R5F563TCBDFB#V1 only when DPC, USB, and full ADC capability are unnecessary - R5F563TEAGFB#V1 provides verified IEC 60730 support and higher processing headroom |
Compared with R5F563TEADFB#V1, R5F563TEAGFB#V1 removes CAN functionality to lower system cost and complexity while retaining full DPC, USB, and ADC capabilities essential for digital power applications; versus R5F563TCBDFB#V1, it delivers 33% more flash, 50% more RAM, and integrated safety/performance accelerators required for certified power conversion designs.
Availability
R5F563TEAGFB#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC power supplies, automotive onboard chargers, and uninterruptible power supplies requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563TEAGFB#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications, with over 40 years of MCU innovation.
The RX63T Group - including R5F563TEAGFB#V1 - was designed specifically for high-performance digital power supply control and motor drive systems, integrating hardware accelerators (DPC, MTU3, GPT) and safety features (IEC 60730) to replace discrete analog controllers and external DSPs.
FAQ
What is the operating temperature range for R5F563TEAGFB#V1?
R5F563TEAGFB#V1 is rated for industrial operation from –40°C to +85°C (D version). This range supports deployment in motor drives, power supplies, and industrial controls without derating. The device uses thermal design margins validated per Renesas' qualification standards, and ambient temperature limits assume proper PCB thermal management per the PLQP0144KA-A package guidelines.
Does R5F563TEAGFB#V1 include a CAN interface?
No, R5F563TEAGFB#V1 does not include the CAN module. Its part number suffix "G" indicates CAN exclusion, distinguishing it from CAN-enabled variants like R5F563TEADFB#V1. This omission reduces pin count utilization, simplifies PCB routing, and lowers system cost where CAN communication is not required - such as in standalone digital SMPS or single-axis motor controllers.
What ADC resources are available on R5F563TEAGFB#V1?
R5F563TEAGFB#V1 integrates two independent 12-bit S12ADB units (4 channels × 2) with sample-and-hold, programmable gain amplifiers (11 gain steps), and window comparators, plus one 10-bit ADA unit with 20 channels. Simultaneous sampling across up to 7 channels is supported - essential for vector-controlled motor drives and multi-phase power converters where synchronized current/voltage acquisition is required.
How does the Digital Power Supply Controller (DPC) function in R5F563TEAGFB#V1?
The DPC in R5F563TEAGFB#V1 is a dedicated 16-bit fixed-point calculation unit that executes digital compensator algorithms (e.g., PID, lead-lag) using real-time ADC measurements. It operates autonomously from the CPU, reducing interrupt latency and ensuring deterministic control loop timing - critical for stable regulation in digitally controlled switched-mode power supplies without requiring external DSP or FPGA resources.
Is R5F563TEAGFB#V1 supported for IEC 60730 Class B compliance?
Yes, R5F563TEAGFB#V1 includes multiple hardware features required for IEC 60730 Class B: oscillation-stop detection, frequency measurement circuit (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated 125-kHz LOCO, and self-diagnostic function for the A/D converter. These are documented in the R01DS0087EJ0220 datasheet and enable streamlined safety certification when implemented per Renesas' application notes.
R5F563TEAGFB#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEAGFB#V1 FAQ
1.How can I place an order for R5F563TEAGFB#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEAGFB#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEAGFB#V1 reliable?
The price and inventory of R5F563TEAGFB#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEAGFB#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TEAGFB#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEAGFB#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEAGFB#V1?
R5F563TEAGFB#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEAGFB#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEAGFB#V1?
For technical support, including R5F563TEAGFB#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEAGFB#V1 requirements.
6.How does Aetrix verify that R5F563TEAGFB#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEAGFB#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEAGFB#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TEAGFB#V1?
All R5F563TEAGFB#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEAGFB#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEAGFB#V1 part is unused and in its original packaging.
Return procedure for R5F563TEAGFB#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEAGFB#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

