Renesas R5F563TEAGFH#V1
- Part No.:
- R5F563TEAGFH#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F563TEAGFH#V1.pdf
- Description:
- 32BIT MCU RX63T
- Quantity:
- Payment:

- Shipping:

Inventory:4,630
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEAGFH#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller designed for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (8 channels total, three sample-and-hold circuits), one 10-bit ADC (20 channels), two 10-bit DACs, CAN interface, USB 2.0 full-speed, and hardware-accelerated digital power supply controller (DPC) logic - enabling real-time switched-mode power supply regulation.
For engineers reviewing the R5F563TEAGFH#V1 datasheet, R5F563TEAGFH#V1 pinout, R5F563TEAGFH#V1 application, or R5F563TEAGFH#V1 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), IEC60730-compliant self-diagnostic A/D functions, simultaneous 7-channel sampling capability, and support for three-phase complementary PWM generation without CPU overhead.
Technical Context
The R5F563TEAGFH#V1 implements a CISC Harvard architecture with 5-stage pipeline, single-precision IEEE-754 FPU, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling concurrent 100-MHz MTU3/GPT operation and 50-MHz peripheral module execution.
It features dedicated hardware for digital power control: DPC unit performs fixed-point compensatory calculations using 10-bit ADC inputs, while MTU3 and GPT deliver non-overlapping three-phase PWM with automatic dead-time insertion and sub-nanosecond edge delay tuning - all synchronized to analog sensing via programmable trigger routing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 512 KB flash (no wait states), 48 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC | Two 12-bit S12ADB units (4 ch × 2, 1 µs @ 50 MHz ADCLK), one 10-bit ADA (20 ch, 0.5 µs @ 100 MHz) |
| PWM & Timers | MTU3 (8 ch @ 100 MHz), GPT (8 ch @ 100 MHz), 312-ps PWM edge delay resolution |
| Communication | CAN v2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI |
| Digital Power Control | Dedicated DPC unit with robust algorithm; uses 10-bit ADC results for real-time compensator calculation |
| Operating Range | −40°C to +105°C (G version), 4.0–5.5 V core, 3.0–3.6 V USB, AVCC 4.0–5.5 V |
Pinout & Package
Package: PLQP0112JA-A, 112-pin LQFP (20 × 20 mm, 0.65 mm pitch), RoHS compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic supply (4.0–5.5 V); separate analog AVCC/AVSS required for ADC/DAC accuracy |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output; supports three-phase inverter drive |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four GPT channels with programmable dead time and 312-ps edge delay for precision power stage control |
| ADTRG0–ADTRG3 | A/D conversion triggers | Hardware-synchronized start signals from MTU3/GPT for deterministic sampling of motor current/voltage |
| CAN_TX, CAN_RX | CAN physical layer interface | Differential bus interface compliant with ISO 11898-1; supports 1 Mbps operation with 32 configurable mailboxes |
| USB_DP, USB_DM | USB 2.0 full-speed transceiver | Integrated PHY supporting device mode only; requires external 1.5-kΩ pull-up on DP for enumeration |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-fixed-point unit computes PID/compensator outputs directly from 10-bit ADC samples - offloads CPU and ensures deterministic loop timing |
| Simultaneous 7-Channel Sampling | Three ADC units coordinate to capture phase currents, DC-link voltage, and temperature simultaneously - critical for vector-controlled inverters |
| IEC60730 Compliance Support | On-chip oscillation-stop detection, CRC calculator, self-diagnostic A/D, IWDT, and frequency measurement circuit meet Class B requirements |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.3×) per ADC channel enables direct shunt-resistor current sensing without external op-amps |
| Window Comparator | Three per ADC unit; generates interrupt on over/under-voltage conditions - enables fast fault response in power stages |
Applications
| Industrial Motor Drives | Switched-Mode Power Supplies |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time PWM generation, synchronized current/voltage sampling, and closed-loop torque control via DPC-assisted compensation. Use Value: Eliminates need for external DSP or FPGA; 312-ps PWM delay tuning enables precise dead-time optimization to minimize shoot-through losses. |
Use Scenario: Digital control of AC-DC and DC-DC converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: High-speed ADC acquisition, DPC-based compensator computation, and adaptive PWM update at switching frequencies up to 1 MHz. Use Value: Hardware DPC reduces control loop latency to <1 µs - enabling stable operation under rapid load transients without external analog ICs. |
| Renewable Energy Inverters | Automotive On-Board Chargers (OBC) |
Use Scenario: Grid-tied solar microinverters requiring anti-islanding detection and reactive power control. IC Role / Device Role / Timing Role: Simultaneous sampling of grid voltage/current, harmonic analysis via FFT-ready ADC data, and CAN-based grid communication. Use Value: Dual 12-bit ADCs with three S/H circuits enable cycle-by-cycle distortion monitoring - meeting IEEE 1547-2018 harmonic limits. |
Use Scenario: Bidirectional OBCs for EVs with AC/DC and DC/DC stages operating in interleaved mode. IC Role / Device Role / Timing Role: Coordinated control of multiple power stages via GPT interlocking, thermal monitoring via PGA-enhanced NTC sensing, and ISO 15765-2 CAN diagnostics. Use Value: Integrated CAN + high-resolution ADC + DPC allows single-chip compliance with ISO 6469-3 functional safety requirements for traction battery charging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFH#V1 | Same package and peripherals, but includes CAN module (R5F563TEAGFH#V1 omits CAN) | Required for systems needing CAN-based master/slave coordination or diagnostic interfaces | Select R5F563TEADFH#V1 when CAN communication is mandatory; otherwise R5F563TEAGFH#V1 reduces BOM cost and EMI filtering complexity |
| R5F563TCAGFH#V1 | 384 KB flash, 32 KB RAM, same peripherals and package; no DPC unit | Suitable for lower-complexity motor control without digital power supply regulation | Choose R5F563TCAGFH#V1 only if DPC functionality is unused - R5F563TEAGFH#V1's DPC delivers measurable efficiency gains in SMPS designs |
Compared with R5F563TEADFH#V1, R5F563TEAGFH#V1 removes CAN hardware to reduce pin count and cost while retaining full DPC and ADC capabilities; versus R5F563TCAGFH#V1, it adds 128 KB flash and the critical DPC unit needed for real-time digital power control loops.
Availability
R5F563TEAGFH#V1 is available at Aetrix Electronics and suitable for industrial motor drives, switched-mode power supplies, renewable energy inverters, and automotive on-board chargers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F563TEAGFH#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TEAGFH#V1 - was engineered specifically for high-precision digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) to replace discrete analog controllers and external DSPs.
FAQ
What is the operating temperature range for R5F563TEAGFH#V1?
R5F563TEAGFH#V1 is rated for −40°C to +105°C (G version), validated for continuous operation in demanding environments such as industrial motor drives and automotive on-board chargers. Derating guidelines apply above +85°C; consult Renesas Application Note R01AN1703 for thermal design recommendations specific to R5F563TEAGFH#V1.
Does R5F563TEAGFH#V1 include a CAN interface?
No, R5F563TEAGFH#V1 does not include the CAN module. The "G" in the part number denotes omission of CAN functionality - confirmed in Table 1.3 of R01DS0087EJ0220 Rev.2.20. For CAN-enabled variants, consider R5F563TEADFH#V1 (same package and flash/RAM configuration).
What ADC resources are available on R5F563TEAGFH#V1?
R5F563TEAGFH#V1 integrates two 12-bit S12ADB units (8 total channels, three sample-and-hold circuits per unit) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across seven channels using coordinated triggers from MTU3 or GPT timers - essential for vector-controlled motor drives.
How does the Digital Power Supply Controller (DPC) in R5F563TEAGFH#V1 function?
The DPC in R5F563TEAGFH#V1 is a dedicated fixed-point calculation unit that executes compensator algorithms (e.g., PID) using inputs from the 10-bit ADC. It operates autonomously with minimal CPU intervention, delivering deterministic control loop updates in under 1 µs - a key differentiator for high-frequency SMPS designs where R5F563TEAGFH#V1 replaces external analog controllers.
What package type and pin count does R5F563TEAGFH#V1 use?
R5F563TEAGFH#V1 uses the PLQP0112JA-A package: a 112-pin LQFP measuring 20 × 20 mm with 0.65 mm pitch. This package supports all integrated peripherals including dual 12-bit ADCs, USB 2.0, RSPI, RIIC, and high-resolution PWM outputs - verified in Renesas datasheet R01DS0087EJ0220 page 8.
R5F563TEAGFH#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEAGFH#V1 FAQ
1.How can I place an order for R5F563TEAGFH#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEAGFH#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEAGFH#V1 reliable?
The price and inventory of R5F563TEAGFH#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEAGFH#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TEAGFH#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEAGFH#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEAGFH#V1?
R5F563TEAGFH#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEAGFH#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEAGFH#V1?
For technical support, including R5F563TEAGFH#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEAGFH#V1 requirements.
6.How does Aetrix verify that R5F563TEAGFH#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEAGFH#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEAGFH#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TEAGFH#V1?
All R5F563TEAGFH#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEAGFH#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEAGFH#V1 part is unused and in its original packaging.
Return procedure for R5F563TEAGFH#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEAGFH#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

