Renesas R5F563TEBDFA#H0
- Part No.:
- R5F563TEBDFA#H0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEBDFA#H0.pdf
- Description:
- 32BIT MCU RX63T 512K 3V LQFP120
- Quantity:
- Payment:

- Shipping:

Inventory:2,976
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEBDFA#H0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B (1 channel, 32 mailboxes), and hardware-accelerated Digital Power Supply Controller (DPC) logic. It operates across –40°C to +85°C and targets IEC60730-compliant industrial inverters and SMPS designs.
For engineers reviewing the R5F563TEBDFA#H0 datasheet, R5F563TEBDFA#H0 pinout, R5F563TEBDFA#H0 application, or R5F563TEBDFA#H0 equivalent, this page delivers verified technical context on its PWM timing precision (312-ps delay resolution), simultaneous 7-channel ADC sampling, FPU-enabled real-time control math, and DPC-specific fixed-point calculation unit - all critical for digital power loop implementation and functional safety validation.
Technical Context
The R5F563TEBDFA#H0 implements a CISC Harvard-architecture RX CPU core with 5-stage pipeline, supporting IEEE-754 single-precision floating-point operations and 165 DMIPS at 100 MHz. Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling synchronized 100-MHz MTU3/GPT timers, 50-MHz peripheral modules, and 100-MHz 10-bit ADC operation.
It features dedicated hardware acceleration for digital power control: the Digital Power Supply Controller (DPC) unit performs 16-bit fixed-point compensatory calculations using real-time 10-bit ADC measurement data, while MTU3 and GPT support three-phase complementary PWM with automatic dead-time insertion and sub-nanosecond delay tuning - all without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 512 KB flash (no-wait @100 MHz), 48 KB SRAM, 32 KB data flash (100k write cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 0.5 µs/ch @100 MHz) |
| PWM & Timers | MTU3 (8 ch, 100 MHz, 3-phase complementary + phase counting); GPT (8 ch, 100 MHz, 312-ps PWM delay resolution) |
| Communication | USB 2.0 FS (12 Mbps), CAN 2.0B (1 ch, 32 mailboxes), 5× SCI, 2× RIIC, 2× RSPI, no external bus |
| Power & Safety | 3.3 V or 5 V supply (VCC/PLLVCC = 4.0–5.5 V), –40°C to +85°C, IEC60730 functions: CAC, CRC, IWDT, ADC self-diagnosis |
| Digital Power Engine | Dedicated DPC unit for 16-bit fixed-point compensator math using 10-bit ADC inputs; supports robust digital SMPS control loops |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm, 0.5 mm pitch, exposed pad (thermal pad down).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core/digital I/O supply (4.0–5.5 V); multiple pins ensure low-impedance distribution and noise immunity |
| AVCC0, AVSS0 | Analog power and ground | Separate 4.0–5.5 V analog domain for ADC/DAC reference stability and SNR preservation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Hardware-generated complementary PWM outputs with configurable dead time; direct gate-drive capability for 3-phase inverter legs |
| ADTRG0–ADTRG7 | ADC trigger inputs | Hardware-synchronized start signals for S12ADB/ADA; enables precise timing alignment between PWM edges and sampling windows |
| POE0–POE4 | Port Output Enable control | Hardware fault inputs (e.g., overcurrent detection) that force MTU3/GPT output pins into high-Z state within <1 µs |
| TXD0–RXD0, CAN0TX–CAN0RX | SCI0 and CAN0 physical layer | Dedicated UART and differential CAN transceiver I/O; CAN0 supports ISO11898-1 with 32 mailbox buffers |
Key Features
| Feature | Design Value |
|---|---|
| Sub-nanosecond PWM delay control | GPT channels 0–3 support 312-ps timing resolution for rising/falling edge placement - critical for adaptive dead-time compensation in SiC/GaN inverters |
| Simultaneous 7-channel ADC sampling | Three ADC units (dual S12ADB + ADA) coordinate to capture voltage, current, and temperature simultaneously - eliminates phase skew in closed-loop power control |
| Dedicated Digital Power Controller (DPC) | Hardware 16-bit fixed-point engine computes PID/compensator outputs directly from 10-bit ADC results - offloads CPU and ensures deterministic loop timing |
| IEC60730 compliance hardware | Integrated CAC (clock accuracy check), CRC calculator, IWDT with dedicated LOCO, and ADC self-diagnostic voltages - reduces certification effort for Class B safety |
| High-resolution timer synchronization | MTU3 and GPT share PCLKA domain and support hardware-triggered A/D conversion initiation - enables cycle-accurate alignment of PWM generation and sampling |
Applications
| Industrial Inverter Control | Digital AC-DC SMPS |
|---|---|
|
Use Scenario: Real-time vector control of 3-phase PMSM/BLDC motors in HVAC compressors and industrial drives. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithm, generating synchronized 3-phase PWM, sampling motor currents via simultaneous ADC, and managing CAN-based command interface. Use Value: MTU3's three-phase complementary PWM + GPT's 312-ps delay tuning enables precise dead-time management for SiC MOSFETs, reducing shoot-through risk and improving efficiency. |
Use Scenario: Digitally regulated 1–3 kW telecom/server AC-DC power supplies requiring fast transient response and PMBus communication. IC Role / Device Role / Timing Role: Digital power controller running voltage/current loop compensation, monitoring rail health via dual 12-bit ADCs, and communicating via USB/CAN for telemetry and firmware updates. Use Value: Integrated DPC unit computes compensator outputs in hardware using 10-bit ADC data - achieves <1 µs loop latency, meeting tight regulation specs under dynamic load steps. |
| Solar Microinverter | Uninterruptible Power Supply (UPS) |
|
Use Scenario: Grid-tied single-phase solar microinverters with MPPT, anti-islanding, and reactive power support. IC Role / Device Role / Timing Role: Main MCU handling DC-AC inversion control, isolation monitoring, grid synchronization, and safety shutdown logic per UL1741. Use Value: Simultaneous 7-channel sampling captures PV voltage, DC-link voltage, AC current/voltage, and temperature - enabling accurate MPPT and harmonic analysis without external sequencers. |
Use Scenario: Online double-conversion UPS systems requiring seamless transfer, battery management, and harmonic mitigation. IC Role / Device Role / Timing Role: Central controller managing rectifier/inverter PWM, battery charging profiles, bypass switching, and USB/CAN HMI interfaces. Use Value: Dual 12-bit ADCs with programmable gain amplifiers measure low-side shunt currents (2.5× gain) and high-voltage rails (10× gain) with 12-bit linearity - eliminating external signal conditioners. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V1 | Same package (PLQP0120KA-A), identical peripherals, but includes CAN module enabled (R5F563TEBDFA#H0 has CAN disabled) | Required where CAN-based system-level communication (e.g., multi-inverter coordination) is mandatory | Select R5F563TEADFA#V1 if CAN 2.0B interface is needed; otherwise R5F563TEBDFA#H0 reduces BOM cost and simplifies layout by omitting CAN termination components |
| R5F563TCBDFA#V1 | Same package and CAN-enabled, but reduced memory: 384 KB flash / 32 KB RAM vs. 512 KB / 48 KB | Suitable for less complex control algorithms or smaller firmware footprints; lacks margin for future feature expansion | Choose R5F563TCBDFA#V1 only when firmware size is confirmed ≤384 KB and RAM usage ≤32 KB; R5F563TEBDFA#H0 provides headroom for safety libraries and field upgrades |
Compared with R5F563TEADFA#V1 and R5F563TCBDFA#V1, the R5F563TEBDFA#H0 offers identical 120-pin LQFP packaging and full peripheral set except CAN, delivering optimal cost-performance balance for standalone digital power controllers where CAN is unused - preserving all timing-critical PWM, ADC, and DPC capabilities without over-specifying.
Availability
R5F563TEBDFA#H0 is available at Aetrix Electronics and suitable for industrial inverters, digital AC-DC SMPS, solar microinverters, uninterruptible power supplies, and motor drive systems requiring stable component supply, long-term lifecycle assurance, and functional safety-ready silicon.
Supply support for R5F563TEBDFA#H0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for automotive, industrial, and IoT markets.
The RX63T Group, including R5F563TEBDFA#H0, was designed specifically for high-precision digital power conversion and motor control - integrating hardware accelerators (DPC, MTU3, GPT) and safety features (CAC, CRC, IWDT) to meet IEC60730 Class B requirements out-of-the-box.
FAQ
What is the operating voltage range for the R5F563TEBDFA#H0?
The R5F563TEBDFA#H0 supports a 4.0 V to 5.5 V supply on VCC and PLLVCC pins, with VCC_USB operating at 3.0 V to 3.6 V and AVCC0/AVCC at 4.0 V to 5.5 V. This dual-domain voltage scheme allows robust analog performance while maintaining compatibility with standard 5-V industrial power rails. The R5F563TEBDFA#H0 does not support 3.3-V-only operation - it is a 5-V product variant per Renesas documentation.
Does the R5F563TEBDFA#H0 include CAN functionality?
No, the R5F563TEBDFA#H0 is a CAN-disabled variant of the RX63T Group. Its part number suffix "BD" indicates inclusion of the Digital Power Supply Controller (DPC) and 512 KB flash, while "D" in the fourth character denotes absence of CAN module. For CAN-enabled equivalents, consider R5F563TEADFA#V1 - which shares the same PLQP0120KA-A package and memory configuration but adds ISO11898-1 compliant CAN 2.0B interface.
What ADC capabilities does the R5F563TEBDFA#H0 provide for power supply monitoring?
The R5F563TEBDFA#H0 integrates two 12-bit S12ADB units (4 channels each, with three sample-and-hold circuits, programmable gain amplifiers up to 13.333×, and window comparators) plus one 10-bit ADA unit with 20 channels and 0.5 µs conversion time. This enables simultaneous sampling of up to seven analog signals - such as input voltage, output voltage, inductor current, MOSFET temperature, and reference voltages - essential for real-time loop control and fault detection in digital SMPS designs.
How does the Digital Power Supply Controller (DPC) in the R5F563TEBDFA#H0 accelerate control loop execution?
The DPC in the R5F563TEBDFA#H0 is a dedicated hardware unit performing 16-bit fixed-point arithmetic for digital compensator calculations (e.g., PID, Type II/III). It accepts raw 10-bit ADC results directly as input and outputs computed duty-cycle adjustments without CPU involvement. This reduces control loop latency to under 1 µs and frees the RX CPU for higher-layer tasks like communication, diagnostics, and thermal management - a key advantage over software-only implementations.
What is the maximum PWM timing resolution achievable with the R5F563TEBDFA#H0?
The R5F563TEBDFA#H0 achieves 312-ps PWM edge delay resolution using its General PWM Timer (GPT) channels 0–3 when operating at 100 MHz. This precision enables fine-grained dead-time adjustment for wide-bandgap power devices (SiC/GaN), minimizing conduction losses while preventing shoot-through - a capability confirmed in Renesas Application Note R01AN2317EJ0100 for the RX63T Group.
R5F563TEBDFA#H0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEBDFA#H0 FAQ
1.How can I place an order for R5F563TEBDFA#H0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEBDFA#H0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEBDFA#H0 reliable?
The price and inventory of R5F563TEBDFA#H0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEBDFA#H0 is usually 5 days.
3.What payment methods are accepted for R5F563TEBDFA#H0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEBDFA#H0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEBDFA#H0?
R5F563TEBDFA#H0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEBDFA#H0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEBDFA#H0?
For technical support, including R5F563TEBDFA#H0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEBDFA#H0 requirements.
6.How does Aetrix verify that R5F563TEBDFA#H0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEBDFA#H0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEBDFA#H0 meets industry standards.
7.What is the process for return or replacement of R5F563TEBDFA#H0?
All R5F563TEBDFA#H0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEBDFA#H0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEBDFA#H0 part is unused and in its original packaging.
Return procedure for R5F563TEBDFA#H0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEBDFA#H0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

