Renesas R5F563TEBDFA#H1
- Part No.:
- R5F563TEBDFA#H1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEBDFA#H1.pdf
- Description:
- 32BIT MCU RX63T 512K 3V LQFP120
- Quantity:
- Payment:

- Shipping:

Inventory:1,857
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEBDFA#H1 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B (ISO 11898-1 compliant), and hardware-accelerated Digital Power Supply Controller (DPC) logic - enabling real-time compensator calculations for switched-mode power supplies.
For engineers reviewing the R5F563TEBDFA#H1 datasheet, R5F563TEBDFA#H1 pinout, R5F563TEBDFA#H1 application, or R5F563TEBDFA#H1 equivalent, this MCU delivers deterministic PWM timing (312-ps resolution), IEC60730-compliant self-test features (oscillation-stop detection, CRC, IWDT, ADC self-diagnosis), and integrated high-resolution analog front-end for closed-loop digital power and inverter control without external co-processors.
Technical Context
The R5F563TEBDFA#H1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS @ 100 MHz, and memory protection unit (MPU). Its clock system supports external crystal (4–12.5 MHz) + PLL, internal 125-kHz LOCO for IWDT, and independent clock domains (ICLK up to 100 MHz, PCLKA up to 100 MHz for MTU3/GPT, PCLKD up to 50 MHz for S12ADB).
It features dual 16-bit timer units: MTU3 (8 channels, three-phase complementary PWM with automatic dead-time insertion) and GPT (8 channels, phase-shifted PWM generation with 312-ps delay control), both synchronized to PCLKA. The DPC unit performs fixed-point compensator math using ADC measurement results - directly supporting voltage-mode and current-mode digital control loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 512 KB on-chip flash (100 MHz, zero-wait), 48 KB SRAM (100 MHz), 32 KB data flash (100k erase cycles) |
| Analog Peripherals | Two 12-bit ADCs (4 ch × 2 units, simultaneous 7-ch sampling), one 10-bit ADC (20 ch), two 10-bit DACs |
| PWM & Timing | MTU3: 2 × three-phase complementary PWM + 4 × single-phase; GPT: 4 × single-phase or 1 × three-phase + 1 × single-phase; 312-ps PWM delay resolution |
| Communication | USB 2.0 FS (12 Mbps), CAN 2.0B (32 mailboxes), 5 × SCI, 2 × RIIC, 2 × RSPI, no external bus interface |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for digital SMPS compensator calculation using ADC inputs |
| Package & Temp | PLQP0120KA-A (120-pin LQFP, 16 × 16 mm, 0.5 mm pitch), –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 × 16 mm body, 0.5 mm pitch, exposed thermal pad (non-electrical), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core & I/O supply (2.7–3.6 V); separate AVCC/AVSS for analog domain; 12 dedicated VSS pins ensure low-noise ADC reference |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output; POE3-controlled high-impedance state for fault shutdown |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four GPT channels with programmable dead-time and 312-ps delay control; supports three-phase + single-phase configurations |
| AD00–AD07, AD10–AD19 | Analog input channels | 12-bit S12ADB: AN000–AN007 (8 ch × 1 unit); 10-bit ADA: AN010–AN029 (20 ch); shared VREFH0/VREFL0 reference |
| DA0, DA1 | DAC outputs | 10-bit voltage-output DACs (0 V to VREF); used for reference generation, bias control, or feedback injection in power stages |
| TXD0–TXD4, RXD0–RXD4 | SCI serial I/O | Five asynchronous/clock-synchronous SCI interfaces; SCIc (ch0–3) supports smart-card, SPI, I²C modes; SCId (ch12) adds LIN protocol |
| TXD6, RXD6, CANRX, CANTX | CAN physical layer | Dedicated CAN transceiver interface (ISO 11898-1 compliant); supports standard/extended frames; 32 configurable mailboxes |
| USBDP, USBDM | USB differential pair | Full-speed USB 2.0 interface (12 Mbps); integrated transceiver; supports host/device/OTG via software configuration |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Oscillation-stop detection, frequency measurement (CAC), CRC calculator, IWDT, ADC self-diagnostic (VREFL0/VREFH0×1/2/VREFH0 generation) |
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point compensator engine; accepts ADC results directly; enables real-time PID/lead-lag calculation without CPU load |
| High-Resolution PWM Timing | 312-ps PWM edge delay control (at 100 MHz ICLK); enables precise dead-time tuning and gate-drive skew compensation in SiC/GaN inverters |
| Simultaneous Multi-Channel Sampling | Three ADC units support concurrent sampling across 7 channels (e.g., phase currents + DC bus + temperature), critical for vector-controlled motor drives |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.3×) per channel; allows direct connection of low-level current-sense signals (e.g., shunt resistors) without external op-amps |
| Independent Watchdog (IWDT) | Dedicated 125-kHz LOCO clock source ensures reliable timeout even during main oscillator failure; essential for safety-critical power systems |
Applications
| Industrial Switch-Mode Power Supplies | Brushless DC Motor Drives |
|---|---|
Use Scenario: 3–5 kW digitally controlled AC/DC or DC/DC converter with active PFC and LLC resonant stages. IC Role / Device Role / Timing Role: Main controller executing voltage/current loop compensation, PWM generation, fault protection, and communication via CAN/USB. Use Value: Integrated DPC eliminates need for external DSP; 312-ps PWM delay enables <10 ns dead-time accuracy for SiC MOSFETs; IEC60730 features satisfy Class B certification. |
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC motors in HVAC compressors or industrial pumps. IC Role / Device Role / Timing Role: Real-time motor control MCU acquiring current/voltage samples, computing Clarke/Park transforms, generating space-vector PWM. Use Value: Simultaneous 7-channel ADC sampling captures all three phase currents and DC bus in one cycle; MTU3's hardware-complementary PWM reduces CPU overhead by >40% vs. software-timed outputs. |
| Uninterruptible Power Supplies (UPS) | Renewable Energy Inverters |
Use Scenario: Online double-conversion UPS with battery charging, inverter, and bypass control in a single-board design. IC Role / Device Role / Timing Role: Central controller managing bidirectional power flow, battery management, grid synchronization, and HMI via USB. Use Value: Dual ADCs monitor AC input/output, DC link, and battery simultaneously; CAN interface enables integration into building energy management systems (BEMS). |
Use Scenario: Grid-tied solar microinverter or string inverter with MPPT, anti-islanding, and reactive power control. IC Role / Device Role / Timing Role: High-accuracy power regulation MCU performing fast MPPT algorithms, grid synchronization (PLL), and harmonic compensation. Use Value: 100-MHz CPU + FPU handles floating-point MPPT (e.g., perturb-and-observe with adaptive step size); 20-channel 10-bit ADC monitors panel voltage/current, grid voltage/current, and temperature sensors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power and motor control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V1 | Same 120-pin package and 512 KB/48 KB memory; includes CAN module (R5F563TEBDFA#H1 has CAN enabled per Table 1.3) | Identical CAN functionality; differs only in voltage grade (R5F563TEADFA is 4.0–5.5 V VCC, while R5F563TEBDFA is 2.7–3.6 V) | Select R5F563TEBDFA#H1 for 3.3-V systems with analog supply flexibility (AVCC = 3.0–3.6 V or 4.0–5.5 V); choose R5F563TEADFA#V1 for legacy 5-V designs. |
| R5F563TCBDFA#V1 | 384 KB flash / 32 KB RAM variant; same 120-pin LQFP, CAN, DPC, and analog peripherals; lower memory footprint | Valid for cost-sensitive or firmware-constrained applications where 512 KB flash is unused; retains full PWM, ADC, and DPC capability | Choose R5F563TCBDFA#V1 when application firmware fits in 384 KB and BOM cost reduction is prioritized over future firmware headroom. |
Compared with R5F563TEADFA#V1 and R5F563TCBDFA#V1, the R5F563TEBDFA#H1 provides optimal balance of 512 KB flash for complex control algorithms, 3.3-V operation with flexible analog rail options, and full feature set - making it the preferred choice for new 3.3-V digital power and motor control designs requiring long-term code maintainability.
Availability
R5F563TEBDFA#H1 is available at Aetrix Electronics and suitable for industrial switch-mode power supplies, brushless DC motor drives, and uninterruptible power supplies requiring stable component supply, long lifecycle support, and IEC60730-certifiable silicon.
Supply support for R5F563TEBDFA#H1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power devices for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TEBDFA#H1 - was designed specifically for digital power conversion and motor control, integrating high-resolution analog, deterministic PWM, and hardware-accelerated control math to replace multi-chip solutions with a single, safety-aware MCU.
FAQ
What is the operating voltage range for R5F563TEBDFA#H1?
The R5F563TEBDFA#H1 operates with a core/I/O supply (VCC) of 2.7 V to 3.6 V. Its analog domain supports dual AVCC ranges: 3.0 V to 3.6 V or 4.0 V to 5.5 V, allowing flexible interfacing with 3.3-V logic and 5-V analog sensors or power stages. USB interface requires VCC_USB = 3.0 V to 3.6 V.
Does R5F563TEBDFA#H1 include a CAN interface?
Yes, R5F563TEBDFA#H1 includes a fully compliant ISO 11898-1 CAN 2.0B module with 32 configurable mailboxes, supporting both standard and extended frames. This is confirmed in Table 1.3 of the datasheet, where R5F563TEBDFA is explicitly listed with "CAN module included" under the Option column.
What is the maximum ADC sampling rate supported by R5F563TEBDFA#H1?
The R5F563TEBDFA#H1 supports up to 1 MSPS per channel on its 12-bit S12ADB (with PCLKD = 50 MHz) and 2 MSPS per channel on its 10-bit ADA (with ADCLK = 100 MHz). Simultaneous sampling across 7 channels is achievable using the three ADC units - critical for vector-controlled motor drives and multi-phase power converters.
How does the Digital Power Supply Controller (DPC) in R5F563TEBDFA#H1 function?
The DPC in R5F563TEBDFA#H1 is a dedicated 16-bit fixed-point calculation unit that executes digital compensator algorithms (e.g., PID, lead-lag) using raw ADC measurement data. It operates independently of the CPU, reducing latency and jitter in closed-loop power supply control - enabling deterministic response times required for high-frequency SMPS designs.
Is R5F563TEBDFA#H1 qualified for IEC60730 Class B compliance?
Yes, R5F563TEBDFA#H1 includes multiple hardware features required for IEC60730 Class B: oscillation-stop detection, clock frequency accuracy measurement (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated LOCO, and ADC self-diagnostic function that generates internal test voltages (VREFL0, VREFH0×1/2, VREFH0).
R5F563TEBDFA#H1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEBDFA#H1 FAQ
1.How can I place an order for R5F563TEBDFA#H1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEBDFA#H1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEBDFA#H1 reliable?
The price and inventory of R5F563TEBDFA#H1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEBDFA#H1 is usually 5 days.
3.What payment methods are accepted for R5F563TEBDFA#H1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEBDFA#H1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEBDFA#H1?
R5F563TEBDFA#H1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEBDFA#H1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEBDFA#H1?
For technical support, including R5F563TEBDFA#H1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEBDFA#H1 requirements.
6.How does Aetrix verify that R5F563TEBDFA#H1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEBDFA#H1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEBDFA#H1 meets industry standards.
7.What is the process for return or replacement of R5F563TEBDFA#H1?
All R5F563TEBDFA#H1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEBDFA#H1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEBDFA#H1 part is unused and in its original packaging.
Return procedure for R5F563TEBDFA#H1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEBDFA#H1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

