Renesas R5F563TEBDFA#V0
- Part No.:
- R5F563TEBDFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEBDFA#V0.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,531
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEBDFA#V0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B (ISO 11898-1 compliant), and dedicated Digital Power Supply Controller (DPC) hardware acceleration. It operates across –40°C to +85°C with 512 KB on-chip flash and 48 KB SRAM.
For engineers reviewing the R5F563TEBDFA#V0 datasheet, R5F563TEBDFA#V0 pinout, R5F563TEBDFA#V0 application, or R5F563TEBDFA#V0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), simultaneous 7-channel ADC sampling capability, integrated DPC unit for switched-mode power supply control, and support for IEC 60730 safety compliance functions including oscillation-stop detection and self-diagnostic A/D.
Technical Context
The R5F563TEBDFA#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. It supports little-endian data arrangement and includes MPU for memory protection.
Its clock system combines external crystal/PLL (4–12.5 MHz input), internal 125-kHz LOCO for IWDT, and independent clock domains: ICLK (up to 100 MHz), PCLKA (100 MHz for MTU3/GPT), PCLKB (50 MHz for peripherals), PCLKC (100 MHz for 10-bit ADC), PCLKD (50 MHz for 12-bit ADC), and FCLK (50 MHz for FlashIF).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, 5-stage pipeline |
| Memory | 512 KB flash (no-wait at 100 MHz), 48 KB SRAM (no-wait), 32 KB data flash (100k erase/write cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 0.5 µs/ch @ 100 MHz ADCLK) |
| PWM & Timers | MTU3 (8 ch, 100 MHz, 3-phase complementary PWM w/ dead-time auto-gen); GPT (8 ch, 100 MHz, 312 ps PWM delay resolution) |
| Communication | USB 2.0 FS (12 Mbps, OTG-capable), CAN 2.0B (1 ch, 32 mailboxes), SCI (5 ch), RIIC (2 ch), RSPI (2 ch), LIN via SCId |
| Power & Safety | 3.3 V or 5 V supply (VCC = 4.0–5.5 V), –40°C to +85°C (D version), IEC 60730 support: CRC, IWDT, A/D self-diagnosis, CAC |
| Dedicated Hardware | Digital Power Supply Controller (DPC) unit with robust fixed-point control algorithm using 10-bit ADC inputs |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm, 0.5 mm pitch, exposed pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core/digital I/O supply (4.0–5.5 V) and reference return; separate AVCC/AVSS required for analog subsystems |
| XTAL, EXTAL | Main crystal oscillator interface | Supports 4–12.5 MHz external crystal; enables PLL-based 100 MHz system clock generation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output pins; support non-overlapping 3-phase inverter drive |
| ADTRG0–ADTRG3 | A/D conversion trigger inputs | Hardware-synchronized start signals for S12ADB and ADA; sourced from MTU3/GPT timers or external events |
| TXD0–RXD0, TXD1–RXD1 | SCI asynchronous serial I/O | Two full-duplex UART interfaces supporting baud rate generation, LIN frame format, and smart-card mode |
| TXD12–RXD12 | SCI LIN interface | SCId channel configured for LIN 2.2 protocol with start-frame detection and checksum validation |
| TXD2–RXD2, TXD3–RXD3 | SCI clock-synchronous I/O | Two additional SCI channels usable as SPI/I²C emulators or synchronous serial links |
| USB_DP, USB_DM | USB 2.0 differential data pair | Full-speed (12 Mbps) transceiver interface; supports self-powered/bus-powered modes and OTG negotiation |
| CTX0, CRX0 | CAN bus transceiver interface | ISO 11898-1 compliant differential CAN controller I/O; supports standard/extended frames and 32 mailbox FIFO |
| DA0, DA1 | D/A converter outputs | Two independent 10-bit voltage-output DACs referenced to VREF; used for analog feedback or bias generation |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for real-time SMPS control loop execution without CPU load |
| Simultaneous 7-Channel ADC Sampling | Three independent ADC units synchronized to capture voltage, current, and auxiliary sensor data in single cycle for closed-loop motor control |
| 312-ps PWM Timing Resolution | GPT channel delay control enables precise dead-time insertion and phase alignment critical for high-efficiency SiC/GaN inverter designs |
| IEC 60730 Safety Support | Integrated hardware blocks for oscillation-stop detection, CRC calculation, IWDT with dedicated LOCO, and A/D self-test reduce functional safety certification effort |
| Flexible Clock Domain Partitioning | Independent ICLK, PCLKA–PCLKD, and FCLK allow optimal trade-off between performance, noise isolation, and power consumption per subsystem |
Applications
| Industrial Motor Drive | Switched-Mode Power Supply |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized 7-channel current/voltage sensing, and 3-phase complementary PWM generation with sub-nanosecond dead-time control. Use Value: Enables >98% inverter efficiency and <1% torque ripple by eliminating CPU latency in PWM update and ADC triggering. |
Use Scenario: Digital control of isolated DC-DC converters (e.g., LLC resonant, phase-shifted full-bridge) in telecom and server PSUs. IC Role / Device Role / Timing Role: DPC hardware executes PID/compensator calculations on 10-bit ADC samples; GPT generates precisely timed gate drivers with adaptive dead-time. Use Value: Reduces control loop latency to <1 µs and supports dynamic load transient response <10 µs without firmware overhead. |
| Automotive Onboard Charger (OBC) | Grid-Tied Solar Inverter |
|
Use Scenario: Bidirectional AC/DC conversion in EV onboard chargers compliant with ISO 15118 and IEC 61851. IC Role / Device Role / Timing Role: Coordinated control of PFC stage and DC-DC isolation stage; LIN communication to vehicle network; CAN diagnostics interface. Use Value: Single-chip integration of safety-critical monitoring (IEC 60730), communication (CAN/LIN), and dual-loop power control reduces BOM count and ASIL-B decomposition effort. |
Use Scenario: Centralized or string-level MPPT and grid synchronization in residential solar inverters. IC Role / Device Role / Timing Role: Simultaneous sampling of DC input, AC output, and isolation barrier sensors; USB host for firmware updates; CAN for string-level communication. Use Value: Achieves >99% MPPT efficiency and <20 ms anti-islanding response via hardware-triggered ADC and deterministic PWM timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | Same package and memory (512 KB flash/48 KB RAM), but includes CAN module; R5F563TEBDFA#V0 lacks CAN hardware block | Required where CAN bus diagnostics or vehicle network integration is mandatory; not suitable if CAN is unused and cost reduction is priority | Select R5F563TEBDFA#V0 when CAN is unnecessary and lower bill-of-materials cost is preferred; verify CAN absence aligns with system architecture |
| R5F563TCBDFA#V0 | Same 120-pin LQFP package, but reduced memory: 384 KB flash, 32 KB RAM; identical peripheral set including DPC and ADC capabilities | Suitable for cost-sensitive or space-constrained designs where firmware footprint <384 KB and RAM usage <32 KB | Choose R5F563TCBDFA#V0 when application code size and runtime memory fit within reduced allocations; retains full DPC and motor control feature set |
Compared with R5F563TEBDFA#V0, R5F563TEADFA#V0 adds CAN hardware at no package or clock penalty, while R5F563TCBDFA#V0 trades memory capacity for lower unit cost-both preserve the critical 100-MHz PWM timing, dual 12-bit ADC, and DPC acceleration needed for digital power and motor control.
Availability
R5F563TEBDFA#V0 is available at Aetrix Electronics and suitable for industrial motor drives, switched-mode power supplies, and automotive onboard charger designs requiring stable component supply, long-term lifecycle assurance, and IEC 60730-compliant safety features.
Supply support for R5F563TEBDFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RX63T Group, including R5F563TEBDFA#V0, was designed specifically for high-precision digital power conversion and real-time motor control-integrating dedicated hardware accelerators (DPC), ultra-low-latency ADC/PWM, and functional safety features to replace discrete DSP+FPGA implementations.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TEBDFA#V0?
The R5F563TEBDFA#V0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision floating-point unit. It delivers 165 DMIPS performance and supports variable-length instructions for compact code density. The core includes a memory protection unit (MPU) and supports both little-endian and big-endian data arrangements.
Does the R5F563TEBDFA#V0 include CAN interface functionality?
No, the R5F563TEBDFA#V0 does not include the CAN module. Its part number suffix "B" indicates CAN exclusion, confirmed in Table 1.3 of the datasheet. For CAN-enabled variants in the same package and memory configuration, consider R5F563TEADFA#V0 (suffix "A") or R5F563TEADFB#V0 (144-pin variant). All other peripherals-including USB, SCI, RIIC, RSPI, and ADC/DAC-are identical.
What ADC resources are available on the R5F563TEBDFA#V0?
The R5F563TEBDFA#V0 integrates two 12-bit S12ADB units (4 channels × 2, with three sample-and-hold circuits, programmable gain amplifier, and window comparators per unit) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to seven channels using hardware triggers from MTU3 or GPT timers, enabling synchronized current/voltage acquisition for motor control loops.
What is the purpose of the Digital Power Supply Controller (DPC) in the R5F563TEBDFA#V0?
The DPC in the R5F563TEBDFA#V0 is a dedicated hardware accelerator for digital switched-mode power supply control. It performs robust 16-bit fixed-point compensator calculations (e.g., PID, Type II/III) using real-time inputs from the 10-bit ADC, enabling sub-microsecond control loop execution without CPU intervention-critical for high-frequency GaN/SiC converter stability and transient response.
What package type and pin count does the R5F563TEBDFA#V0 use?
The R5F563TEBDFA#V0 uses the PLQP0120KA-A package: a 120-pin LQFP measuring 16 mm × 16 mm with 0.5 mm pitch and an exposed thermal pad. This package provides 72 GPIO pins (including 26 open-drain outputs), supports 5-V tolerant inputs on 39 pins, and is rated for operation from –40°C to +85°C (D version).
R5F563TEBDFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEBDFA#V0 FAQ
1.How can I place an order for R5F563TEBDFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEBDFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEBDFA#V0 reliable?
The price and inventory of R5F563TEBDFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEBDFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TEBDFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEBDFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEBDFA#V0?
R5F563TEBDFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEBDFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEBDFA#V0?
For technical support, including R5F563TEBDFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEBDFA#V0 requirements.
6.How does Aetrix verify that R5F563TEBDFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEBDFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEBDFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TEBDFA#V0?
All R5F563TEBDFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEBDFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEBDFA#V0 part is unused and in its original packaging.
Return procedure for R5F563TEBDFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEBDFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

