Renesas R5F563TEBDFA#V1
- Part No.:
- R5F563TEBDFA#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEBDFA#V1.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEBDFA#V1 from Renesas Electronics is a 100-MHz 32-bit RX63T Group microcontroller with integrated FPU, 512 KB flash, 48 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and hardware PWM delay control (312 ps resolution) - designed for digital power supply control in industrial motor drives and inverters.
For engineers reviewing the R5F563TEBDFA#V1 datasheet, R5F563TEBDFA#V1 pinout, R5F563TEBDFA#V1 application, or R5F563TEBDFA#V1 equivalent, this MCU delivers deterministic real-time control, IEC60730-compliant self-diagnostic features, and high-precision timing for three-phase inverter gate driving with dead-time compensation and simultaneous sampling across 7 ADC channels.
Technical Context
The R5F563TEBDFA#V1 implements the 32-bit RX CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling 165 DMIPS at 100 MHz. It integrates dedicated digital power supply controller (DPC) logic that performs fixed-point compensatory calculations using real-time 10-bit ADC measurements.
Its timing subsystem combines MTU3 (8-channel 16-bit timer) and GPT (8-channel 16-bit general PWM timer) with POE3 output enable control, supporting non-overlapping three-phase complementary PWM generation, automatic dead-time insertion, and sub-nanosecond PWM edge delay tuning - all without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RX 32-bit CISC CPU with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Clock | 100 MHz system clock (ICLK); PCLKA and PCLKD up to 100 MHz for timers and ADCs |
| Memory | 512 KB on-chip flash (no wait states), 48 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC | Two 12-bit S12ADB units (4 ch × 2, 1 µs conversion @ 50 MHz ADCLK), one 10-bit ADA (20 ch, 0.5 µs @ 100 MHz) |
| PWM Timing | GPT supports 312 ps PWM edge delay resolution @ 100 MHz; MTU3/GPT generate 3-phase complementary waveforms with automatic dead-time |
| Interfaces | CAN 2.0B (32 mailboxes), USB 2.0 full-speed (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, 100-pin LQFP package |
| Power & Temp | Single 3.3 V or 5 V supply; operating temperature −40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated pins for digital core (VCC/VSS), analog (AVCC/AVSS), USB (VCC_USB), and PLL (PLLVCC) domains |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight independent 16-bit timer channels with complementary PWM, input capture, and phase-counting capability |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four 16-bit general PWM timer channels supporting three-phase + single-phase complementary outputs with interlocking |
| ADTRG0–ADTRG3 | ADC trigger inputs | Hardware-synchronized A/D conversion start signals from MTU3/GPT timers for precise sampling alignment |
| POE0, POE4, POE8, POE10–POE12 | Port Output Enable control | Five dedicated inputs to force MTU3/GPT output pins into high-impedance state during fault conditions (e.g., short-circuit detection) |
| TXD0–TXD4, RXD0–RXD4 | SCI serial I/O | Five independent asynchronous/clock-synchronous serial interfaces supporting LIN, smart-card, SPI, and I²C emulation modes |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | On-chip 16-bit fixed-point calculation unit optimized for digital SMPS control loops using real-time 10-bit ADC inputs |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, ADC self-diagnostic (VREFL/VREFH generation), and frequency measurement circuit |
| Simultaneous Multi-Channel Sampling | Three independent ADC units enable synchronized sampling across up to 7 channels - critical for vector-controlled motor drives |
| Programmable Gain Amplifier (PGA) | 11-step gain selection (2.0× to 13.333×) per channel in S12ADB units - enables direct current sensing without external op-amps |
| Hardware PWM Delay Tuning | GPT supports 312 ps resolution edge delay adjustment at 100 MHz - eliminates software jitter in gate driver timing |
Applications
| Industrial Motor Drives | Digital Switch-Mode Power Supplies |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase AC induction or PMSM motors in HVAC blowers and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms via RX CPU+FPU; MTU3/GPT generate synchronized gate drive signals with dead-time compensation and fault-responsive POE shutdown. Use Value: Enables <1 µs current-loop response time and <312 ps PWM edge placement accuracy - reducing torque ripple and EMI in variable-frequency drives. |
Use Scenario: Digital control of isolated DC-DC converters (e.g., LLC resonant, phase-shifted full-bridge) in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: DPC unit computes voltage/current loop compensation in fixed-point arithmetic; 10-bit ADC measures output voltage/current; GPT generates precisely timed gate pulses. Use Value: Eliminates external DSP or dedicated digital controller ICs - reduces BOM count while maintaining ±0.5% output regulation over line/load transients. |
| Automotive On-Board Chargers (OBC) | Uninterruptible Power Supplies (UPS) |
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV on-board chargers compliant with ISO 15118 and SAE J1939. IC Role / Device Role / Timing Role: Dual ADC sampling synchronizes grid voltage/current and battery voltage/current; CAN interface handles vehicle communication; USB supports firmware updates. Use Value: Single-chip solution meets ASIL-B functional safety requirements via built-in IEC60730 diagnostics - no external watchdog or safety monitor needed. |
Use Scenario: Online double-conversion UPS systems requiring seamless transfer between utility and battery power with low THD output. IC Role / Device Role / Timing Role: MTU3 generates high-fidelity sine-wave PWM for inverter stage; 12-bit ADCs monitor input/output voltage/current; CRC and IWDT ensure runtime integrity. Use Value: Achieves <3% THD at full load and <10 ms switchover time by tightly coupling ADC sampling, PWM generation, and fault response in hardware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V1 | Same 120-pin LQFP package, identical peripherals, but rated for −40°C to +105°C (G version) and includes CAN module | Required for automotive under-hood or high-temp industrial environments where extended temperature operation is mandatory | Select when ambient temperature exceeds +85°C or when CAN bus integration is required beyond basic UART/USB communication |
| R5F563TCBDFA#V1 | 384 KB flash, 32 KB RAM, same package and peripheral set, CAN included, D-version temperature range | Suitable for cost-sensitive designs where full 512 KB flash is unnecessary but CAN and full ADC/PWM feature set are retained | Choose when firmware size is ≤384 KB and budget constraints favor reduced memory density without sacrificing real-time control capability |
Compared with R5F563TEBDFA#V1, R5F563TEADFA#V1 adds extended temperature support and guaranteed CAN functionality, while R5F563TCBDFA#V1 reduces memory capacity to lower cost - both retain identical PWM timing precision, ADC architecture, and DPC engine for digital power applications.
Availability
R5F563TEBDFA#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital switch-mode power supplies, and uninterruptible power systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563TEBDFA#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TEBDFA#V1 - was engineered specifically for high-performance digital power conversion and motor control, integrating hardware-accelerated PWM, multi-channel synchronized ADCs, and IEC60730-compliant safety features in a single chip.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEBDFA#V1?
The R5F563TEBDFA#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using its 32-bit RX CPU core with single-precision IEEE-754 FPU. This enables real-time execution of complex motor control algorithms and digital power supply compensation loops without external co-processors. The R5F563TEBDFA#V1 achieves deterministic timing through hardware-accelerated peripherals including MTU3 and GPT timers.
Does the R5F563TEBDFA#V1 include CAN interface support?
No, the R5F563TEBDFA#V1 does not include the CAN module. Its part number suffix "BD" indicates the "CAN module not included" variant (per Table 1.3 in R01DS0087EJ0220). For CAN-enabled versions, consider R5F563TEADFA#V1 (same package, D-temp, CAN included) or R5F563TEADFB#V1 (144-pin, D-temp, CAN included). The R5F563TEBDFA#V1 retains full USB 2.0, SCI, RSPI, and I²C connectivity.
What ADC resources are available on the R5F563TEBDFA#V1?
The R5F563TEBDFA#V1 integrates two 12-bit S12ADB ADC units (4 channels × 2, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to 7 channels using three independent ADC units - essential for vector-controlled motor drives. Conversion times are 1.0 µs per channel (12-bit) and 0.5 µs per channel (10-bit) at respective maximum clocks.
How does the R5F563TEBDFA#V1 support IEC60730 compliance for safety-critical applications?
The R5F563TEBDFA#V1 includes multiple hardware features for IEC60730 Class B compliance: oscillation-stop detection, frequency measurement circuit (CAC), independent watchdog timer (IWDT) with dedicated 125-kHz LOCO, CRC calculator, self-diagnostic function for ADCs (internal VREFL/VREFH generation), and abnormal frequency detection in GPT. These functions operate autonomously without CPU intervention, enabling certified safe operation in motor drives and power supplies.
What is the package type and pin count of the R5F563TEBDFA#V1?
The R5F563TEBDFA#V1 uses the PLQP0120KA-A package: a 120-pin LQFP measuring 16 mm × 16 mm with 0.5 mm pitch and an exposed thermal pad. This package provides 72 GPIO pins (including 26 open-drain outputs), supports 5-V tolerant inputs on 39 pins, and is compatible with standard reflow soldering processes. Pin functions are fully documented in the RX63T Group datasheet Section 5 (Pin Functions).
R5F563TEBDFA#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEBDFA#V1 FAQ
1.How can I place an order for R5F563TEBDFA#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEBDFA#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEBDFA#V1 reliable?
The price and inventory of R5F563TEBDFA#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEBDFA#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TEBDFA#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEBDFA#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEBDFA#V1?
R5F563TEBDFA#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEBDFA#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEBDFA#V1?
For technical support, including R5F563TEBDFA#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEBDFA#V1 requirements.
6.How does Aetrix verify that R5F563TEBDFA#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEBDFA#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEBDFA#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TEBDFA#V1?
All R5F563TEBDFA#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEBDFA#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEBDFA#V1 part is unused and in its original packaging.
Return procedure for R5F563TEBDFA#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEBDFA#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

