Renesas R5F563TEBDFB#H0
- Part No.:
- R5F563TEBDFB#H0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TEBDFB#H0.pdf
- Description:
- 32BIT MCU RX63T 512K 3V LQFP144
- Quantity:
- Payment:

- Shipping:

Inventory:4,964
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEBDFB#H0 from Renesas Electronics is a 32-bit RX63T Group microcontroller designed for digital power supply control and motor inverter applications. It operates at up to 100 MHz, integrates dual 12-bit ADCs with three sample-and-hold circuits and programmable gain amplifiers, features two 10-bit DAC channels, and supports CAN 2.0B communication - all in a 144-pin LQFP (PLQP0144KA-A) package rated for –40°C to +85°C.
For engineers reviewing the R5F563TEBDFB#H0 datasheet, R5F563TEBDFB#H0 pinout, R5F563TEBDFB#H0 application, or R5F563TEBDFB#H0 equivalent, key selection criteria include its integrated digital power supply controller (DPC), 3-phase complementary PWM generation with sub-nanosecond delay resolution (312 ps), simultaneous 7-channel ADC sampling, and IEC60730-compliant safety functions including oscillation-stop detection and self-diagnostic A/D.
Technical Context
The R5F563TEBDFB#H0 implements a CISC Harvard-architecture RX CPU core with 5-stage pipeline, single-precision IEEE-754 FPU, and memory protection unit (MPU). Its clock system combines an external crystal oscillator (4–12.5 MHz), internal PLL, and dedicated 125-kHz LOCO for IWDT - enabling independent domain clocking (ICLK up to 100 MHz, PCLKA up to 100 MHz, PCLKB up to 50 MHz).
It integrates two hardware-accelerated timer subsystems: MTU3 (8-channel 16-bit) for three-phase complementary PWM with automatic dead-time insertion, and GPT (8-channel 16-bit) supporting phase-shifted PWM and 312-ps fine delay control on channels 0–3. Both timers trigger A/D conversion with differential timing and support interlocking with on-chip comparators for real-time fault response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit, 100 MHz max, 165 DMIPS, IEEE-754 single-precision FPU |
| Memory | 512 KB flash (no-wait at 100 MHz), 48 KB SRAM, 32 KB data flash (100k write cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units) + 10-bit ADA (20 ch); 7-channel simultaneous sampling supported |
| PWM Capability | MTU3: 2 × 3-phase complementary PWM; GPT: 4 × single-phase or 1 × 3-phase + 1 × single-phase; 312-ps delay resolution |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5 × SCI, 2 × RIIC, 2 × RSPI, 1 × I2C/SMBus |
| Safety Features | IEC60730 compliance: CRC calculator, self-diagnostic A/D, IWDT with dedicated LOCO, oscillation-stop detection |
| Power & Temp | Single 2.7–3.6 V supply (VCC/PLLVCC/VCC_USB), AVCC/AVCC0 = 3.0–3.6 V or 4.0–5.5 V; –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0144KA-A, 144-pin LQFP, 20 mm × 20 mm, 0.5 mm pitch, exposed pad (thermal enhancement), RoHS compliant.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic supply (2.7–3.6 V); separate analog AVCC/AVSS pins support mixed-signal integrity |
| XTAL, EXTAL | Main crystal oscillator interface | Supports 4–12.5 MHz external crystal; enables precise clock source for PWM and ADC timing |
| MTIOC0A–MTIOC7B | MTU3 waveform output/input | Drive 3-phase inverter legs with non-overlapping complementary outputs; dead time auto-inserted |
| GTIOCA0–GTIOCB3 | GPT waveform output/input | Support fine-delay PWM (312 ps resolution) for gate drive skew compensation in SMPS |
| ADTRG0–ADTRG3 | A/D conversion trigger inputs | Hardware-synchronized sampling initiation from MTU3/GPT events - critical for current sensing in motor control |
| TXD0–RXD0, CAN0TX–CAN0RX | SCI0 serial and CAN0 transceiver I/O | Full-duplex UART for debug/configuration; CAN0 supports ISO11898-1 with 32 mailbox filtering |
| POE0–POE12 | Port output enable control | Hardware fault shutdown: disables MTU3/GPT outputs on comparator trip, short-circuit detection, or software command |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | 16-bit fixed-point calculation engine optimized for digital SMPS control loops - uses raw 10-bit ADC results directly |
| Simultaneous 7-Channel ADC Sampling | Enables full-current reconstruction (phase + DC-link) and voltage sensing in single-cycle for PMSM/BLDC FOC |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.3×) per channel - allows direct shunt-resistor current sensing without external op-amps |
| Hardware Interlock Logic | Automatic PWM disable on comparator overcurrent or POE fault signal - eliminates software latency in overcurrent protection |
| IEC60730 Safety Accelerators | On-chip CRC, self-test A/D, frequency measurement (CAC), and IWDT with independent oscillator - reduces external BOM for Class B certification |
Applications
| Motor Inverter Control | Digital Switch-Mode Power Supply |
|---|---|
|
Use Scenario: Field-oriented control of 3-phase PMSM/BLDC motors in industrial drives and EV auxiliary systems. IC Role / Device Role / Timing Role: Real-time PWM generation, synchronized current/voltage sampling, and closed-loop torque control via DPC-assisted calculations. Use Value: Sub-microsecond PWM delay resolution (312 ps) enables precise gate timing alignment across inverter legs, minimizing shoot-through risk and EMI. |
Use Scenario: Digital control of isolated DC-DC converters (e.g., LLC, Phase-Shifted Full-Bridge) requiring adaptive loop response. IC Role / Device Role / Timing Role: Executes digital PID/compensator algorithms using DPC unit; samples feedback via 12-bit ADC with PGA; generates isolated gate drive signals. Use Value: Integrated DPC eliminates need for external DSP/FPGA - reduces latency, component count, and design complexity while maintaining IEC60730 compliance. |
| Industrial PLC I/O Module | Home Appliance Motor Drive |
|
Use Scenario: High-density digital I/O and analog monitoring in modular PLC backplanes with CAN fieldbus connectivity. IC Role / Device Role / Timing Role: Central controller managing distributed I/O via CAN; performs local analog conditioning (PGA + ADC) and safety monitoring (IWDT/CRC). Use Value: Dual ADC units with simultaneous sampling allow concurrent monitoring of multiple sensor inputs (temperature, pressure, current) without multiplexing delay. |
Use Scenario: Variable-speed compressor and fan control in HVAC and refrigerator systems. IC Role / Device Role / Timing Role: Runs sensorless FOC algorithm; interfaces with Hall sensors or back-EMF; manages thermal protection and user interface via SCI/USB. Use Value: On-chip USB 2.0 FS enables in-system firmware updates and real-time debug without JTAG probe - accelerating field service and certification testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V0 | Same RX63T family, 512 KB flash, 48 KB RAM, but 5-V tolerant I/O (4.0–5.5 V VCC/AVCC); includes CAN module | Targeted at industrial systems with legacy 5-V signaling or mixed-voltage interfaces | Select when interfacing with 5-V sensors, level-shifter-free CAN transceivers, or legacy bus peripherals |
| R5F563TCBDFB#V0 | Same package and temperature grade, but reduced memory: 384 KB flash, 32 KB RAM; retains CAN, DPC, and full ADC/PWM features | Suitable for cost-optimized motor control where firmware footprint is under 384 KB | Choose when application code size permits reduction - maintains identical peripheral set and safety features |
Compared with R5F563TEBDFB#H0, R5F563TEADFB#V0 offers higher I/O voltage tolerance at the expense of lower energy efficiency in 3.3-V systems, while R5F563TCBDFB#V0 delivers identical real-time control capability with 25% less flash - enabling BOM cost savings without sacrificing PWM precision, ADC concurrency, or IEC60730 safety acceleration.
Availability
R5F563TEBDFB#H0 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, and home appliance control systems requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability validation.
Supply support for R5F563TEBDFB#H0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and IoT applications.
The RX63T Group is engineered specifically for high-precision digital power conversion and motor control - integrating hardware accelerators (DPC, MTU3, GPT) and safety features (IEC60730) into a single 32-bit MCU platform.
FAQ
What is the maximum operating frequency and core architecture of the R5F563TEBDFB#H0?
The R5F563TEBDFB#H0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core with a 5-stage pipeline, Harvard architecture, and single-precision IEEE-754 floating-point unit. It delivers 165 DMIPS performance and supports variable-length instructions for ultra-compact code density. The R5F563TEBDFB#H0 also includes a memory protection unit (MPU) and dual multiply-and-accumulate units for deterministic real-time execution.
Does the R5F563TEBDFB#H0 support CAN communication, and what configuration is required?
Yes, the R5F563TEBDFB#H0 includes a fully compliant ISO11898-1 CAN 2.0B module with 32 configurable mailboxes, supporting both standard and extended frames. It requires external CAN transceiver circuitry (e.g., SN65HVD23x) connected to CAN0TX/CAN0RX pins and proper termination (120 Ω). The R5F563TEBDFB#H0's CAN module supports bit rates up to 1 Mbps and integrates error counters, loopback mode, and automatic retransmission.
What ADC capabilities does the R5F563TEBDFB#H0 provide for motor current sensing?
The R5F563TEBDFB#H0 provides dual 12-bit S12ADB units (4 channels × 2) plus a 10-bit ADA unit (20 channels), enabling simultaneous sampling across up to 7 channels. Each S12ADB unit includes three sample-and-hold circuits and a programmable gain amplifier (11-step range: 2× to 13.3×), allowing direct shunt-based current sensing without external signal conditioning. The R5F563TEBDFB#H0 supports hardware-triggered sampling from MTU3/GPT events for cycle-accurate current capture.
How does the R5F563TEBDFB#H0 implement IEC60730 compliance for safety-critical applications?
The R5F563TEBDFB#H0 integrates multiple hardware features for IEC60730 Class B compliance: oscillation-stop detection, clock frequency accuracy measurement (CAC), CRC calculator with three polynomials, self-diagnostic A/D converter, independent watchdog timer (IWDT) with dedicated 125-kHz LOCO, and window comparators. These functions operate autonomously without CPU intervention, enabling robust runtime diagnostics essential for motor drives and power supplies.
What is the purpose of the Digital Power Supply Controller (DPC) in the R5F563TEBDFB#H0?
The DPC in the R5F563TEBDFB#H0 is a dedicated 16-bit fixed-point calculation unit optimized for digital switch-mode power supply control loops. It executes compensator algorithms (e.g., PID, Type II/III) using raw 10-bit ADC measurements, reducing CPU load and improving loop determinism. The R5F563TEBDFB#H0's DPC supports coefficient storage in data flash and integrates seamlessly with PWM timers and ADC triggers for closed-loop regulation.
R5F563TEBDFB#H0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEBDFB#H0 FAQ
1.How can I place an order for R5F563TEBDFB#H0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEBDFB#H0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEBDFB#H0 reliable?
The price and inventory of R5F563TEBDFB#H0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEBDFB#H0 is usually 5 days.
3.What payment methods are accepted for R5F563TEBDFB#H0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEBDFB#H0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEBDFB#H0?
R5F563TEBDFB#H0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEBDFB#H0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEBDFB#H0?
For technical support, including R5F563TEBDFB#H0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEBDFB#H0 requirements.
6.How does Aetrix verify that R5F563TEBDFB#H0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEBDFB#H0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEBDFB#H0 meets industry standards.
7.What is the process for return or replacement of R5F563TEBDFB#H0?
All R5F563TEBDFB#H0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEBDFB#H0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEBDFB#H0 part is unused and in its original packaging.
Return procedure for R5F563TEBDFB#H0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEBDFB#H0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

