Renesas R5F563TEBDFB#V1
- Part No.:
- R5F563TEBDFB#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TEBDFB#V1.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,384
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEBDFB#V1 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller with integrated FPU, 512 KB on-chip flash, 48 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN 2.0B interface, USB 2.0 full-speed, and MTU3/GPT PWM timers optimized for digital power supply control in industrial inverters.
For engineers reviewing the R5F563TEBDFB#V1 datasheet, R5F563TEBDFB#V1 pinout, R5F563TEBDFB#V1 application, or R5F563TEBDFB#V1 equivalent, this MCU delivers deterministic real-time control, IEC60730-compliant self-diagnostic features, sub-312-ps PWM delay resolution, and simultaneous 7-channel ADC sampling - critical for servo drives, UPS systems, and switched-mode power supplies requiring functional safety and high-precision timing.
Technical Context
The R5F563TEBDFB#V1 implements the RXv1 core with CISC Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling 165 DMIPS at 100 MHz. Its clock system integrates PLL, LOCO oscillators, and independent IWDT-dedicated 125-kHz oscillator with oscillation-stop detection.
It supports IEC60730 compliance via hardware CRC, self-diagnostic ADC, frequency measurement circuit (CAC), and independent watchdog timer (IWDT). The DPC unit performs fixed-point compensatory calculations for digital power supply control using ADC measurement results.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 512 KB flash (no-wait @100 MHz), 48 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC | Two 12-bit S12ADB units (4 ch × 2, 1 µs/ch @50 MHz PCLKD), one 10-bit ADA (20 ch, 0.5 µs/ch @100 MHz) |
| PWM Timing | GPT supports 312-ps PWM edge delay resolution (at 100 MHz ICLK); MTU3/GPT deliver three-phase complementary PWM without CPU burden |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 full-speed (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, 1× USB |
| Power & Temp | 2.7–3.6 V VCC/VCC_USB; AVCC/AVCC0 = 3.0–3.6 V or 4.0–5.5 V; –40°C to +85°C (D version) |
| Package | PLQP0144KA-A, 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch, 81 GPIO |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Core power supply / ground | Dual 3.3-V supply domains: VCC/VCC_USB (2.7–3.6 V), AVCC/AVCC0 (3.0–3.6 V or 4.0–5.5 V) |
| XTAL/EXTAL | Main crystal oscillator input/output | Supports 4–12.5 MHz external crystal; enables PLL-based 100 MHz system clock |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight channels of complementary PWM output with automatic dead-time insertion for 3-phase inverter gate drive |
| AD00–AD07, AD10–AD19 | Analog input channels | 12-bit S12ADB (AN000–AN007 per unit) + 10-bit ADA (AN000–AN019); simultaneous 7-channel sampling supported |
| TXD0–TXD4, RXD0–RXD4 | SCI serial communication | Five asynchronous/clock-synchronous SCI interfaces; SCId adds LIN protocol support |
| CAN_TX, CAN_RX | CAN transceiver interface | Dedicated differential pair for ISO11898-1 compliant CAN 2.0B communication (32 mailbox FIFO) |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | 16-bit fixed-point calculation engine for real-time compensator updates in SMPS control loops, using raw 10-bit ADC measurements |
| IEC60730 Compliance Hardware | Integrated CAC (clock accuracy check), self-diagnostic ADC, CRC calculator, IWDT with dedicated LOCO, and oscillation-stop detection |
| High-Resolution PWM Timing | GPT supports 312-ps PWM edge delay control (1/32 × ICLK period at 100 MHz), enabling precise dead-time tuning in motor gate drivers |
| Simultaneous Multi-Channel Sampling | Three ADC units coordinate to sample up to 7 analog inputs concurrently - essential for vector-controlled PMSM/BLDC current sensing |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per channel on S12ADB units, eliminating external signal conditioning for shunt-based current measurement |
Applications
| Industrial Inverter Control | Uninterruptible Power Supply (UPS) |
|---|---|
Use Scenario: Real-time field-oriented control (FOC) of 3-phase AC motors in HVAC compressors and industrial drives. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithm, generating synchronized three-phase PWM with dead-time compensation, and sampling phase currents via simultaneous 7-channel ADC. Use Value: Eliminates need for external DSP or FPGA; 312-ps PWM delay resolution enables <10 ns dead-time accuracy, reducing shoot-through risk in 650-V IGBT modules. |
Use Scenario: Bidirectional DC/AC conversion and battery management in online double-conversion UPS systems. IC Role / Device Role / Timing Role: System-level controller managing rectifier/inverter stages, battery charge/discharge, and CAN-based monitoring bus. Use Value: Integrated CAN 2.0B and USB enable seamless integration with BMS and remote monitoring; IEC60730 self-test ensures runtime safety certification compliance. |
| Digital Switch-Mode Power Supply | Servo Drive with Functional Safety |
Use Scenario: Closed-loop voltage/current regulation in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Dedicated DPC unit computes PID/compensator outputs using 10-bit ADC feedback; GPT generates precise PWM for synchronous rectification. Use Value: Hardware-accelerated DPC reduces loop latency to <1 µs; eliminates software overhead and jitter in high-frequency (>100 kHz) SMPS designs. |
Use Scenario: Safety-rated position/velocity control in collaborative robots and CNC axes meeting SIL2/PLe requirements. IC Role / Device Role / Timing Role: Dual-core redundancy not present, but leverages MPU, CRC, IWDT, and ADC self-test to satisfy IEC61800-5-2 diagnostic coverage targets. Use Value: On-chip diagnostics reduce external component count for safety monitoring; programmable PGA and window comparators enable real-time fault detection on motor phase signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V1 | Same package and memory (512 KB flash/48 KB RAM), but 4.0–5.5 V VCC/PLLVCC supply; AVCC0 = 4.0–5.5 V only | Targeted at 5-V industrial systems with legacy analog peripherals; lacks 3.3-V low-power flexibility | Select R5F563TEADFB#V1 when interfacing with 5-V sensors or legacy 5-V CAN transceivers; otherwise R5F563TEBDFB#V1 offers wider supply adaptability. |
| R5F563TCBDFB#V1 | 384 KB flash, 32 KB SRAM, identical 2.7–3.6 V supply and peripheral set; same PLQP0144KA-A package | Cost-optimized variant for applications with smaller firmware footprints and reduced RAM needs | Choose R5F563TCBDFB#V1 for space-constrained designs where full 512 KB flash is unnecessary; retains all timing, ADC, and PWM capabilities of R5F563TEBDFB#V1. |
Compared with R5F563TEADFB#V1, the R5F563TEBDFB#V1 provides broader supply voltage flexibility (2.7–3.6 V) and compatibility with mixed-voltage analog subsystems, while R5F563TCBDFB#V1 offers identical performance at lower memory cost - making both viable alternatives depending on power architecture and firmware size requirements.
Availability
R5F563TEBDFB#V1 is available at Aetrix Electronics and suitable for industrial inverters, uninterruptible power supplies, digital switch-mode power supplies, and servo drives requiring stable component supply across extended temperature and long production lifecycles.
Supply support for R5F563TEBDFB#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX63T Group, including R5F563TEBDFB#V1, was designed specifically for high-performance digital power conversion and motor control - integrating precision analog, deterministic PWM, and functional safety hardware into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEBDFB#V1?
The R5F563TEBDFB#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using the 32-bit RXv1 CPU core with single-precision IEEE-754 floating-point unit. Its 5-stage pipeline, variable-length instruction set, and on-chip multiplier/divider enable deterministic real-time execution critical for motor control loops and digital power supply regulation - all verified in the R01DS0087EJ0220 datasheet.
Does the R5F563TEBDFB#V1 include CAN interface support?
Yes, the R5F563TEBDFB#V1 includes a fully compliant ISO11898-1 CAN 2.0B module with 32 configurable mailboxes, supporting standard and extended frames. This capability is confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet, which explicitly lists "CAN module included" for the R5F563TEBDFB#V1 part number in the RX63T Group product table.
What ADC resources does the R5F563TEBDFB#V1 provide for motor current sensing?
The R5F563TEBDFB#V1 provides two 12-bit S12ADB units (4 channels × 2) with three sample-and-hold circuits per unit, programmable gain amplifier (11-step gain), and window comparators - plus one 10-bit ADA with 20 channels. It supports simultaneous sampling across up to 7 channels, enabling precise three-phase current reconstruction in PMSM/BLDC motor control without external multiplexing or timing coordination.
Is the R5F563TEBDFB#V1 qualified for IEC60730 safety compliance?
Yes, the R5F563TEBDFB#V1 integrates multiple hardware features required for Class B IEC60730 compliance: oscillation-stop detection, clock accuracy measurement circuit (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated LOCO, and self-diagnostic function for the A/D converter. These are documented in Section 1.1 and Table 1.1 of the R01DS0087EJ0220 datasheet.
What package type and pin count does the R5F563TEBDFB#V1 use?
The R5F563TEBDFB#V1 uses the PLQP0144KA-A package: a 144-pin LQFP with 20 × 20 mm body size, 0.5 mm pitch, and exposed thermal pad. This package provides 81 general-purpose I/O pins, including 27 open-drain outputs, and is specified in Table 1.3 and Page 8 of the R01DS0087EJ0220 datasheet as the standard package for all 144-pin RX63T variants including R5F563TEBDFB#V1.
R5F563TEBDFB#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEBDFB#V1 FAQ
1.How can I place an order for R5F563TEBDFB#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEBDFB#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEBDFB#V1 reliable?
The price and inventory of R5F563TEBDFB#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEBDFB#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TEBDFB#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEBDFB#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEBDFB#V1?
R5F563TEBDFB#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEBDFB#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEBDFB#V1?
For technical support, including R5F563TEBDFB#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEBDFB#V1 requirements.
6.How does Aetrix verify that R5F563TEBDFB#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEBDFB#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEBDFB#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TEBDFB#V1?
All R5F563TEBDFB#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEBDFB#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEBDFB#V1 part is unused and in its original packaging.
Return procedure for R5F563TEBDFB#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEBDFB#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

