Renesas R5F563TEBDFH#H0
- Part No.:
- R5F563TEBDFH#H0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F563TEBDFH#H0.pdf
- Description:
- 32BIT MCU RX63T LQFP112
- Quantity:
- Payment:

- Shipping:

Inventory:1,931
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEBDFH#H0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and hardware-accelerated digital power supply controller (DPC) logic - enabling real-time compensator calculations for switched-mode power supplies.
For engineers reviewing the R5F563TEBDFH#H0 datasheet, R5F563TEBDFH#H0 pinout, R5F563TEBDFH#H0 application, or R5F563TEBDFH#H0 equivalent, key selection criteria include its 112-pin LQFP package with 69 GPIOs, 512 KB on-chip flash with no wait states at 100 MHz, 48 KB SRAM, IEC60730-compliant safety features (oscillation-stop detection, CRC, self-diagnostic ADC), and support for three-phase complementary PWM with sub-nanosecond delay resolution.
Technical Context
The R5F563TEBDFH#H0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent clock domains (ICLK up to 100 MHz, PCLKA up to 100 MHz for MTU3/GPT, PCLKD up to 50 MHz for S12ADB).
It supports simultaneous sampling across seven analog channels using three ADC units, delivers 100-MHz PWM timing with dead-time generation and phase-shifted three-phase waveforms, and embeds dedicated DPC hardware for fixed-point compensator computation using 10-bit ADC inputs - all while maintaining compliance with IEC60730 Class B requirements via built-in self-test functions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with FPU, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling real-time control loop execution in <10 µs |
| Memory | 512 KB flash (no wait states), 48 KB SRAM, 32 KB data flash (100k write cycles) |
| Analog Peripherals | Two 12-bit ADCs (4 ch × 2 units, 3× S/H, PGA, window comp), one 10-bit ADC (20 ch), two 10-bit DACs |
| PWM & Timers | MTU3 (8 ch @ 100 MHz) + GPT (8 ch @ 100 MHz) supporting three-phase complementary PWM with hardware dead-time insertion |
| Digital Power Control | Dedicated DPC unit for fixed-point compensator calculation using 10-bit ADC results - accelerates digital SMPS control without CPU load |
| Safety Features | IEC60730-compliant: oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT with dedicated LOCO |
Pinout & Package
Package: PLQP0112JA-A, 112-pin LQFP (20 × 20 mm, 0.65 mm pitch), -40°C to +85°C operating range.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Separate analog/digital domains: AVCC0/AVCC (3.0–3.6 V or 4.0–5.5 V), VCC (2.7–3.6 V) |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Hardware-generated complementary PWM outputs with automatic dead-time insertion for inverter gate driving |
| AD00–AD07, AD10–AD17 | Analog input channels | Supports simultaneous sampling on 7 channels across dual S12ADB units for current/voltage sensing |
| DA0 / DA1 | DAC output | 10-bit voltage references for feedback loop biasing or reference generation in closed-loop SMPS |
| CAN_TX / CAN_RX | CAN bus interface | ISO 11898-1 compliant transceiver interface with 32-mailbox FIFO for robust motor control communication |
| USB_DP / USB_DM | USB 2.0 full-speed interface | On-chip transceiver enables firmware updates and debug via USB without external PHY |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware accelerator for fixed-point compensator math using 10-bit ADC inputs - reduces CPU overhead in SMPS digital control loops |
| Three-phase PWM with Dead-Time | MTU3/GPT generate non-overlapping gate drive signals with hardware-configurable dead time - eliminates shoot-through risk in inverter stages |
| Simultaneous 7-Channel Sampling | Dual S12ADB units enable synchronized acquisition of phase currents and DC-link voltage - critical for vector-controlled motor drives |
| IEC60730 Safety Support | Built-in oscillation-stop detection, CRC generator, self-diagnostic ADC, and IWDT with dedicated oscillator - simplifies Class B certification |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.3×) per ADC channel - allows direct high-resolution current sensing with shunt resistors |
Applications
| Industrial Motor Drives | Digital Switch-Mode Power Supplies |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, PWM generation with <312 ps timing resolution, and synchronized current/voltage sampling. Use Value: Enables precise torque control and efficiency optimization via hardware-accelerated trigonometric and PI computations on the RXv1 FPU. |
Use Scenario: Digital control of isolated DC-DC converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Closed-loop voltage/current regulation using DPC hardware, 10-bit ADC feedback, and 100-MHz PWM timing. Use Value: Eliminates need for external DSP or FPGA by integrating compensator math, ADC, DAC, and PWM in one chip - reducing BOM and layout complexity. |
| Uninterruptible Power Supplies | Renewable Energy Inverters |
Use Scenario: Bidirectional AC/DC conversion and battery charging management in line-interactive UPS systems. IC Role / Device Role / Timing Role: Dual ADC sampling for grid voltage/current and battery parameters; CAN interface for system-level coordination. Use Value: Simultaneous 7-channel sampling ensures accurate RMS calculation and harmonic analysis for THD-sensitive UPS output regulation. |
Use Scenario: Grid-tied solar inverters requiring anti-islanding detection and reactive power control. IC Role / Device Role / Timing Role: High-accuracy ADC acquisition for islanding detection algorithms; USB for field firmware updates; CRC for configuration integrity. Use Value: Integrated IEC60730 safety features reduce certification effort for UL 1741 and IEC 62109 compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFH#V0 | Same 112-pin LQFP package and 512 KB flash, but 4.0–5.5 V operation (vs. 2.7–3.6 V for R5F563TEBDFH#H0); includes CAN module | Targeted at industrial systems with 5-V supply rails; lacks low-voltage analog domain flexibility | Select when board uses 5-V logic and requires CAN bus integration without level-shifting. |
| R5F563TCBDFH#V0 | 384 KB flash, 32 KB RAM, same 112-pin LQFP and 2.7–3.6 V operation; retains DPC, dual ADC, and PWM peripherals | Cost-optimized variant for less complex SMPS or motor control where code footprint <384 KB suffices | Choose for production cost reduction where full 512 KB flash is unused and safety-critical features remain essential. |
Compared with R5F563TEBDFH#H0, the R5F563TEADFH#V0 supports higher supply voltage but sacrifices low-voltage analog headroom, while R5F563TCBDFH#V0 reduces memory capacity without compromising DPC or safety features - making it suitable for scaled-down digital power designs.
Availability
R5F563TEBDFH#H0 is available at Aetrix Electronics and suitable for industrial motor drives, digital switch-mode power supplies, uninterruptible power supplies, and renewable energy inverters requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for R5F563TEBDFH#H0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power devices for automotive, industrial, and IoT applications.
The RX63T Group - including R5F563TEBDFH#H0 - was designed specifically for digital power conversion and motor control, integrating hardware accelerators (DPC), precision analog (dual 12-bit ADCs), and safety features (IEC60730) into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TEBDFH#H0?
The R5F563TEBDFH#H0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with Harvard architecture, 5-stage pipeline, and single-precision IEEE-754 floating-point unit. It delivers 165 DMIPS performance and supports variable-length instructions for ultra-compact code density. This architecture enables deterministic real-time execution required for digital power supply and motor control loops.
Does the R5F563TEBDFH#H0 include integrated CAN functionality?
Yes, the R5F563TEBDFH#H0 includes a CAN module compliant with ISO 11898-1, featuring 32 mailboxes and supporting both standard and extended frames. This capability is confirmed in Table 1.3 of the R01DS0087EJ0220 datasheet, which lists R5F563TEBDFH#H0 with "CAN module included" under the Option column for the 112-pin PLQP0112JA-A package.
What analog peripherals are integrated into the R5F563TEBDFH#H0?
The R5F563TEBDFH#H0 integrates two 12-bit ADC units (S12ADB) with 4 channels each, a shared and per-unit sample-and-hold circuit, programmable gain amplifier (11-step), and window comparators; one 10-bit ADC (ADA) with 20 channels; and two 10-bit DAC channels. These are explicitly specified for the 112-pin variants in Tables 1.2 and 1.1 of the datasheet.
Is the R5F563TEBDFH#H0 qualified for IEC60730 Class B compliance?
Yes, the R5F563TEBDFH#H0 includes multiple hardware features required for IEC60730 Class B compliance: oscillation-stop detection, CRC calculator, self-diagnostic function for the A/D converter, independent watchdog timer (IWDT) with dedicated 125-kHz LOCO, and frequency measurement circuit. These are documented in the "Useful functions for IEC60730 compliance" section of the datasheet.
What package type and pin count does the R5F563TEBDFH#H0 use?
The R5F563TEBDFH#H0 uses the PLQP0112JA-A package: a 112-pin LQFP with 20 × 20 mm body size and 0.65 mm pitch. This is confirmed in Table 1.3 (List of Products) and Page 8 (Package section) of the R01DS0087EJ0220 datasheet, which explicitly assigns PLQP0112JA-A to R5F563TEBDFH#H0.
R5F563TEBDFH#H0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEBDFH#H0 FAQ
1.How can I place an order for R5F563TEBDFH#H0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEBDFH#H0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEBDFH#H0 reliable?
The price and inventory of R5F563TEBDFH#H0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEBDFH#H0 is usually 5 days.
3.What payment methods are accepted for R5F563TEBDFH#H0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEBDFH#H0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEBDFH#H0?
R5F563TEBDFH#H0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEBDFH#H0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEBDFH#H0?
For technical support, including R5F563TEBDFH#H0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEBDFH#H0 requirements.
6.How does Aetrix verify that R5F563TEBDFH#H0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEBDFH#H0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEBDFH#H0 meets industry standards.
7.What is the process for return or replacement of R5F563TEBDFH#H0?
All R5F563TEBDFH#H0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEBDFH#H0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEBDFH#H0 part is unused and in its original packaging.
Return procedure for R5F563TEBDFH#H0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEBDFH#H0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

