My Inquiry
My Account
Renesas R5F563TEBGFB#V1
- Part No.:
- R5F563TEBGFB#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TEBGFB#V1.pdf
- Description:
- 32BIT MCU RX63T
- Quantity:
- Payment:
- Shipping:
Inventory:1,227
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEBGFB#V1 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 512 KB flash, 48 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and digital power supply controller (DPC) for switched-mode power supply control - deployed in motor control and digital power conversion systems.
For engineers reviewing the R5F563TEBGFB#V1 datasheet, R5F563TEBGFB#V1 pinout, R5F563TEBGFB#V1 application, or R5F563TEBGFB#V1 equivalent, this page delivers verified technical context, package mapping to PLQP0144KA-A (144-pin LQFP), confirmed PWM timing resolution (312 ps), IEC60730-compliant self-diagnostic features, and real-world alternative selection guidance.
Technical Context
The R5F563TEBGFB#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS at 100 MHz, and CISC Harvard architecture with 5-stage pipeline. It integrates MTU3 (8-channel 16-bit timer) and GPT (8-channel 16-bit PWM timer) supporting three-phase complementary PWM with hardware dead-time insertion and sub-nanosecond delay control (312 ps at 100 MHz).
Its analog subsystem includes two independent 12-bit S12ADB units (4 channels × 2, simultaneous 7-channel sampling), one 10-bit ADA unit (20 channels), and DPC hardware acceleration for digital control loop calculations using ADC results - all supported by IEC60730-compliant oscillation-stop detection, CRC, IWDT, and A/D self-diagnostic functions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 512 KB on-chip flash (no wait states), 48 KB SRAM, 32 KB data flash (100k write cycles) |
| ADC | Two 12-bit S12ADB units (4 ch × 2, 1 µs/ch @ 50 MHz PCLKD), one 10-bit ADA (20 ch, 0.5 µs/ch @ 100 MHz) |
| PWM Timing | GPT supports 312 ps PWM edge delay resolution at 100 MHz ICLK; MTU3/GPT deliver non-overlapping 3-phase complementary waveforms |
| Digital Power Control | Dedicated DPC unit performs fixed-point compensator calculations for SMPS control using ADC inputs |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, 1× USB |
| Package & Temp | PLQP0144KA-A (144-pin LQFP, 20 × 20 mm, 0.5 mm pitch), –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm body, 0.5 mm pitch, exposed pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core logic (2.7–3.6 V) and analog (3.0–3.6 V or 4.0–5.5 V) domains; separate AVCC/AVSS pins for ADC/DAC noise isolation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output, phase counting, and A/D trigger generation |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four 16-bit PWM channels with programmable dead time, three-phase output, and 312 ps edge delay control |
| AD00–AD07, AD10–AD19 | Analog input | 8 dedicated 12-bit ADC inputs (S12ADB) + 20 shared 10-bit ADC inputs (ADA); supports simultaneous 7-channel sampling |
| DA0, DA1 | Digital-to-analog output | Two 10-bit voltage-output DACs referenced to VREF; used for feedback biasing or analog reference generation |
| TXD0–TXD4, RXD0–RXD4 | SCI serial I/O | Five independent asynchronous/clock-synchronous interfaces; SCIc (4 ch) + SCId (1 ch) with LIN support |
| CAN_TX, CAN_RX | CAN physical layer | Differential CAN bus interface compliant with ISO 11898-1; supports standard/extended frames and 32 mailbox filtering |
| USB_DP, USB_DM | USB 2.0 differential pair | Full-speed (12 Mbps) USB device interface with integrated transceiver and 2 KB on-chip buffer RAM |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Hardware-accelerated self-test: oscillation-stop detection, frequency measurement, CRC, IWDT, A/D self-diagnostic, and comparator-based fault monitoring |
| Digital Power Supply Controller (DPC) | Dedicated 16-bit fixed-point calculation engine for SMPS compensator algorithms; accepts raw ADC samples directly for real-time loop execution |
| High-Resolution PWM Timing | GPT enables 312 ps PWM edge delay control at 100 MHz system clock - critical for precise gate drive timing in SiC/GaN inverters |
| Simultaneous Multi-Channel Sampling | Three ADC units (2× S12ADB + 1× ADA) coordinate to sample up to 7 analog channels concurrently - essential for vector-controlled motor drives |
| Robust Peripheral Integration | On-chip CAN, USB, RSPI, RIIC, and 5× SCI eliminate external protocol bridges; POE3 hardware protects PWM outputs during overcurrent events |
Applications
| Motor Control System | Digital AC-DC Power Supply |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in industrial drives and HVAC compressors. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, generating synchronized 3-phase PWM with hardware dead-time, sampling current/voltage via simultaneous 7-channel ADC. Use Value: Eliminates need for external PWM generator or ADC sequencer; DPC offloads PID calculations from CPU, freeing bandwidth for communication and safety tasks. |
Use Scenario: Digital control of resonant LLC and active clamp forward converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Real-time SMPS controller performing voltage/current loop compensation, adaptive dead-time adjustment, and fault response within <1 µs latency. Use Value: Integrated DPC + 10-bit 20-channel ADC + 312-ps PWM delay enables cycle-by-cycle control without external DSP or FPGA. |
| Industrial Inverter Drive | Uninterruptible Power Supply (UPS) |
|
Use Scenario: High-efficiency variable-frequency drive for pumps, fans, and conveyors with SIL-2 functional safety requirements. IC Role / Device Role / Timing Role: Safety-monitored controller running IEC60730-compliant diagnostics while managing 16-bit MTU3/GPT PWM, CAN-based supervision, and thermal monitoring. Use Value: On-chip self-test coverage (oscillation detection, CRC, A/D diagnostic) reduces external safety component count and BOM cost. |
Use Scenario: Online double-conversion UPS with battery management, line regulation, and seamless transfer switching. IC Role / Device Role / Timing Role: Dual-role controller managing AC/DC rectification, DC/AC inversion, and battery charging - coordinated via CAN and USB host firmware updates. Use Value: Single-chip integration of CAN, USB, dual ADCs, DACs, and high-resolution PWM reduces inter-chip latency and PCB area vs. multi-IC solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V1 | Same RX63T family, identical 144-pin LQFP package, 512 KB flash, 48 KB RAM, but operates at 4.0–5.5 V (5-V product), no 3.3-V compatibility | Targeted at legacy 5-V industrial systems; lacks 3.3-V low-power operation and dual-voltage analog domain flexibility | Select R5F563TEADFB#V1 only when board uses 5-V logic and analog rails; R5F563TEBGFB#V1 preferred for mixed-voltage or energy-efficient designs |
| R5F563TCBDFB#V1 | Same package and voltage range, but reduced memory: 384 KB flash, 32 KB RAM, no DPC unit, and only one 12-bit ADC unit (4 ch) | Suitable for cost-sensitive motor control where full DPC acceleration and dual ADC redundancy are unnecessary | Choose R5F563TCBDFB#V1 for simplified inverters or fans; R5F563TEBGFB#V1 required for full digital power control or safety-critical sampling |
Compared with R5F563TEADFB#V1 and R5F563TCBDFB#V1, the R5F563TEBGFB#V1 uniquely combines 3.3-V operation, full DPC hardware, dual 12-bit ADCs with simultaneous sampling, and 312-ps PWM delay - making it the only RX63T variant qualified for high-fidelity digital power conversion and SIL-2 motor drives.
Availability
R5F563TEBGFB#V1 is available at Aetrix Electronics and suitable for industrial motor control, digital AC-DC power supplies, and uninterruptible power systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F563TEBGFB#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and infrastructure markets.
The RX63T Group - including R5F563TEBGFB#V1 - was designed specifically for high-performance digital power conversion and real-time motor control, integrating DPC acceleration, IEC60730 compliance engines, and precision PWM peripherals.
FAQ
What is the operating voltage range for R5F563TEBGFB#V1?
The R5F563TEBGFB#V1 supports a core supply of 2.7–3.6 V (VCC/PLLVCC/VCC_USB) and analog supply options of 3.0–3.6 V or 4.0–5.5 V (AVCC/AVCC0). This dual analog rail capability allows direct interfacing with both 3.3-V sensors and legacy 5-V signal chains without level-shifting. The R5F563TEBGFB#V1 maintains full functionality across its specified voltage range, including ADC accuracy and PWM timing stability.
Does R5F563TEBGFB#V1 include CAN interface support?
Yes, the R5F563TEBGFB#V1 includes a fully compliant ISO 11898-1 CAN 2.0B module with 32 configurable mailboxes, supporting both standard and extended frame formats. It operates at up to 1 Mbps and integrates message filtering, automatic retransmission, and error confinement - essential for industrial networked motor drives and power systems. The R5F563TEBGFB#V1's CAN peripheral is enabled per its part number suffix "E", confirming CAN inclusion.
What is the PWM timing resolution achievable with R5F563TEBGFB#V1?
The R5F563TEBGFB#V1 achieves 312 ps PWM edge delay resolution using its General PWM Timer (GPT) at 100 MHz system clock - enabling precise gate-drive timing for SiC and GaN power stages. This resolution is realized through fractional-clock-cycle delay control, not interpolation, and applies to rising/falling edges independently on GPT channels 0–3. The R5F563TEBGFB#V1's MTU3 also supports hardware dead-time insertion without CPU overhead.
How does the Digital Power Supply Controller (DPC) in R5F563TEBGFB#V1 function?
The DPC in R5F563TEBGFB#V1 is a dedicated 16-bit fixed-point calculation unit that executes digital compensator algorithms (e.g., PID, lead-lag) for switched-mode power supplies. It ingests raw 10-bit ADC samples directly, performs coefficient-multiply-accumulate operations in one cycle, and outputs control values to PWM registers - all without CPU intervention. This hardware acceleration ensures deterministic loop execution below 1 µs, a key requirement for high-frequency resonant converters. The R5F563TEBGFB#V1's DPC is validated for use with its integrated 10-bit ADA ADC.
Is R5F563TEBGFB#V1 qualified for IEC60730 safety compliance?
Yes, the R5F563TEBGFB#V1 includes multiple hardware features certified for Class B IEC60730 compliance: oscillation-stop detection, clock frequency accuracy measurement (CAC), independent watchdog timer (IWDT) with dedicated LOCO, CRC calculator, self-diagnostic A/D converter test modes, and window comparator monitoring. These are implemented in silicon - not software libraries - and are documented in Renesas' IEC60730 safety manual for the RX63T Group. The R5F563TEBGFB#V1's safety features reduce external component count and simplify certification efforts.
R5F563TEBGFB#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEBGFB#V1 FAQ
1.How can I place an order for R5F563TEBGFB#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEBGFB#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEBGFB#V1 reliable?
The price and inventory of R5F563TEBGFB#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEBGFB#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TEBGFB#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEBGFB#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEBGFB#V1?
R5F563TEBGFB#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEBGFB#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEBGFB#V1?
For technical support, including R5F563TEBGFB#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEBGFB#V1 requirements.
6.How does Aetrix verify that R5F563TEBGFB#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEBGFB#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEBGFB#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TEBGFB#V1?
All R5F563TEBGFB#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEBGFB#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEBGFB#V1 part is unused and in its original packaging.
Return procedure for R5F563TEBGFB#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEBGFB#V1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
