Renesas R5F563TEBGFH#V1
- Part No.:
- R5F563TEBGFH#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F563TEBGFH#V1.pdf
- Description:
- 32BIT MCU RX63T
- Quantity:
- Payment:

- Shipping:

Inventory:1,307
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEBGFH#V1 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 512 KB flash, 48 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN 2.0B interface, USB 2.0 full-speed, and digital power supply controller (DPC) for switched-mode power supply control - deployed in motor control and digital power conversion systems.
For engineers reviewing the R5F563TEBGFH#V1 datasheet, R5F563TEBGFH#V1 pinout, R5F563TEBGFH#V1 application, or R5F563TEBGFH#V1 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-A (144-pin LQFP, 20 × 20 mm, 0.5 mm pitch), confirmed peripheral channel counts, IEC60730-compliant self-diagnostic features, and validated alternative MCUs for digital power and motor drive designs.
Technical Context
The R5F563TEBGFH#V1 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling 165 DMIPS at 100 MHz. It integrates MTU3 (8-channel 16-bit timer with three-phase complementary PWM) and GPT (8-channel 16-bit general PWM timer with sub-nanosecond PWM delay resolution up to 312 ps).
Its analog subsystem includes two independent 12-bit S12ADB units (4 channels × 2, simultaneous 7-channel sampling), one 10-bit ADA unit (20 channels), and DPC hardware acceleration for real-time digital control loop computation - all synchronized to dedicated clock domains (PCLKD for ADCs, ICLK for CPU, PCLKA for timers).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz, IEEE-754 FPU, MPU support |
| Flash / RAM | 512 KB on-chip main flash (no wait states @ 100 MHz); 48 KB SRAM (no wait states) |
| ADC System | Two 12-bit S12ADB units (4 ch × 2, 1 µs/ch @ 50 MHz PCLKD); one 10-bit ADA unit (20 ch, 0.5 µs/ch @ 100 MHz ADCLK) |
| PWM & Timers | MTU3: 8-channel 16-bit timer with 3-phase complementary PWM; GPT: 8-channel 16-bit timer with 312-ps PWM edge delay control |
| Communication | CAN 2.0B (1 channel, 32 mailboxes); USB 2.0 full-speed (1 channel); SCI (5 ch), RIIC (2 ch), RSPI (2 ch) |
| Digital Power Features | Digital Power Supply Controller (DPC) with fixed-point calculation engine; supports real-time compensator computation using ADC results |
| Operating Range | –40°C to +105°C (G version); VCC = 2.7–3.6 V; AVCC0 = 3.0–3.6 V or 4.0–5.5 V |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm body, 0.5 mm pitch, exposed pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated pins for digital core (VCC), analog (AVCC0), USB (VCC_USB), and ground (VSS, AVSS) - decoupling critical for ADC/DAC noise immunity |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | 8-channel complementary PWM output pins supporting three-phase inverter control with automatic dead-time insertion |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | 8-channel PWM output pins with sub-312-ps edge timing control for high-resolution digital power gate driving |
| AD00–AD07, AD10–AD19 | Analog inputs | 12-bit ADC inputs (AN000–AN007 across two S12ADB units); 10-bit ADC inputs (AN000–AN019 for ADA unit) |
| DA0 / DA1 | DAC outputs | Two 10-bit voltage-output DACs (0 V to VREF), used for reference generation or feedback loop injection in power control |
| TXD0–TXD4, RXD0–RXD4 | SCI serial I/O | Five independent SCI channels supporting asynchronous, clock-synchronous, smart-card, SPI, and I²C emulation modes |
| CAN_TX / CAN_RX | CAN physical layer | Differential CAN bus interface compliant with ISO 11898-1 - requires external transceiver for bus connection |
| USB_DP / USB_DM | USB differential pair | Full-speed USB 2.0 interface (12 Mbps) with integrated transceiver and 2 KB on-chip buffer RAM |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, ADC self-diagnostic (VREFL/VREFH/½VREFH generation), and frequency measurement circuit |
| Digital Power Control Acceleration | Dedicated DPC hardware block performs fixed-point compensator calculations in real time - offloads CPU and ensures deterministic loop timing |
| High-Resolution PWM Timing | GPT supports 312-ps PWM edge delay control (at 100 MHz ICLK), enabling precise gate timing for SiC/GaN power stages |
| Simultaneous Multi-ADC Sampling | Three ADC units (two S12ADB + one ADA) can trigger concurrently - enables synchronized current/voltage sensing in 3-phase motor drives |
| Robust Peripheral Clock Domains | Independent clocks for CPU (ICLK), timers (PCLKA), peripherals (PCLKB), ADCs (PCLKC/PCLKD), and Flash (FCLK) - prevents timing coupling and improves EMI resilience |
Applications
| Motor Control | Digital Power Supply |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in industrial inverters and servo drives. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithm, generating six-step complementary PWM via MTU3/GPT, sampling phase currents via synchronized ADCs. Use Value: Sub-312-ps PWM delay resolution enables precise dead-time compensation for SiC MOSFETs; dual S12ADB units allow simultaneous current and voltage sampling. |
Use Scenario: Digital AC/DC and DC/DC power supplies with adaptive voltage regulation and fault protection. IC Role / Device Role / Timing Role: Real-time digital controller running PID/compensator loops using DPC hardware, monitoring input/output via 10-bit ADA and 12-bit S12ADB. Use Value: DPC block computes control parameters in fixed-point arithmetic without CPU intervention - guarantees <1 µs loop latency for 100-kHz switching frequencies. |
| Industrial Communication Gateway | Home Appliance Control |
|
Use Scenario: Protocol translation gateway connecting CAN-based field devices to USB-hosted HMI or cloud interfaces. IC Role / Device Role / Timing Role: Dual-interface controller managing CAN message routing, USB device enumeration, and local diagnostics via SCI/RIIC. Use Value: Integrated CAN 2.0B (32 mailboxes) and USB 2.0 full-speed eliminate external protocol bridges; 48 KB SRAM buffers multi-protocol traffic. |
Use Scenario: Smart HVAC, washing machine, or refrigerator control with motor + sensor + user interface integration. IC Role / Device Role / Timing Role: Single-chip system controller handling inverter-driven compressor, temperature/humidity sensing, display, and safety monitoring. Use Value: IEC60730-certified self-test functions (ADC diagnostic, oscillation detection, CRC) satisfy Class B safety requirements without external watchdog ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V1 | Same RX63T family, 512 KB flash, 48 KB RAM, but 5-V tolerant I/O (VCC = 4.0–5.5 V) and AVCC0 = 4.0–5.5 V; includes CAN module | Targeted at industrial systems requiring 5-V logic compatibility and higher analog supply headroom | Select when interfacing with legacy 5-V sensors or actuators; not suitable for 3.3-V-only designs due to higher VCC minimum |
| R5F563TCBDFH#V1 | Same package (PLQP0112JA-A), same 3.3-V operation, but reduced memory: 384 KB flash, 32 KB RAM; retains CAN, DPC, and full ADC set | Cost-optimized variant for space-constrained digital power modules where firmware size <384 KB | Choose for BOM cost reduction where application code fits in 384 KB flash and 32 KB RAM suffices for runtime stack/heap |
Compared with R5F563TEBGFH#V1, R5F563TEADFB#V1 offers higher voltage tolerance at the expense of 3.3-V system compatibility, while R5F563TCBDFH#V1 reduces memory capacity to lower cost - both retain identical peripheral sets including DPC, CAN, and dual ADC architecture.
Availability
R5F563TEBGFH#V1 is available at Aetrix Electronics and suitable for digital power supply design, motor control systems, industrial communication gateways, and home appliance control requiring stable component supply across extended temperature ranges.
Supply support for R5F563TEBGFH#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63T Group - including R5F563TEBGFH#V1 - was engineered specifically for digital power conversion and motor control, integrating hardware-accelerated control loops, high-resolution PWM, and IEC60730 safety features in a single chip.
FAQ
What is the operating temperature range for R5F563TEBGFH#V1?
R5F563TEBGFH#V1 is rated for –40°C to +105°C (G version), qualified per JEDEC JESD22-A108. This extended range supports deployment in under-hood automotive power modules, industrial inverters, and enclosed power supply enclosures where ambient temperatures exceed 85°C. The part uses thermal derating guidance documented in Renesas Application Note R01AN1719.
Does R5F563TEBGFH#V1 include a CAN interface?
Yes, R5F563TEBGFH#V1 includes a fully compliant ISO 11898-1 CAN 2.0B module with 32 configurable mailboxes, supporting both standard and extended frames. The CAN peripheral operates independently of CPU load via DMA/DTC transfers and supports bit rates up to 1 Mbps - confirmed in Section 1.2 of R01DS0087EJ0220 Rev.2.20.
What ADC capabilities does R5F563TEBGFH#V1 provide?
R5F563TEBGFH#V1 integrates two 12-bit S12ADB units (4 channels × 2, with sample-and-hold, programmable gain amplifier, and window comparator) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across all three units - enabling synchronized acquisition for 3-phase current/voltage measurements in motor drives and power supplies.
Is the Digital Power Supply Controller (DPC) block present in R5F563TEBGFH#V1?
Yes, R5F563TEBGFH#V1 includes the DPC hardware accelerator, which executes fixed-point compensator calculations (e.g., PID, lead-lag) using results from the 10-bit ADA ADC. This block operates autonomously, freeing the RX CPU for supervisory tasks - a key feature confirmed in Table 1.2 and Section 1.1 of the R01DS0087EJ0220 datasheet.
What package type and pin count does R5F563TEBGFH#V1 use?
R5F563TEBGFH#V1 uses the PLQP0144KA-A package: a 144-pin LQFP with 20 × 20 mm body, 0.5 mm pitch, and exposed thermal pad. This package supports 81 GPIOs, including 27 open-drain outputs and 29 dedicated input pins - verified in Table 1.2 and Package Outline Drawing PS0002-A of the official Renesas documentation.
R5F563TEBGFH#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEBGFH#V1 FAQ
1.How can I place an order for R5F563TEBGFH#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEBGFH#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEBGFH#V1 reliable?
The price and inventory of R5F563TEBGFH#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEBGFH#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TEBGFH#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEBGFH#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEBGFH#V1?
R5F563TEBGFH#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEBGFH#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEBGFH#V1?
For technical support, including R5F563TEBGFH#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEBGFH#V1 requirements.
6.How does Aetrix verify that R5F563TEBGFH#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEBGFH#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEBGFH#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TEBGFH#V1?
All R5F563TEBGFH#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEBGFH#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEBGFH#V1 part is unused and in its original packaging.
Return procedure for R5F563TEBGFH#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEBGFH#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

