Renesas R5F563TEDDFA#H0
- Part No.:
- R5F563TEDDFA#H0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEDDFA#H0.pdf
- Description:
- 32BIT MCU RX63T LQFP120
- Quantity:
- Payment:

- Shipping:

Inventory:3,558
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEDDFA#H0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller designed for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and hardware-accelerated digital power supply controller (DPC) logic. It operates across –40°C to +85°C and supports IEC60730 safety compliance via self-diagnostic A/D, oscillation-stop detection, and CRC.
For engineers reviewing the R5F563TEDDFA#H0 datasheet, R5F563TEDDFA#H0 pinout, R5F563TEDDFA#H0 application, or R5F563TEDDFA#H0 equivalent, key selection criteria include its 512 KB on-chip flash with no-wait-state 100-MHz execution, 48 KB SRAM, CAN-free configuration, 120-pin LQFP package (PLQP0120KA-A), and dedicated DPC unit optimized for switched-mode power supply feedback loop computation.
Technical Context
The R5F563TEDDFA#H0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. Its memory subsystem includes 512 KB main flash (100 MHz, zero wait states), 48 KB SRAM, and 32 KB data flash rated for 100,000 erase/write cycles.
It features dual 12-bit ADC units (S12ADB) supporting simultaneous 7-channel sampling, a 10-bit 20-channel ADC (ADA) with 0.5 µs conversion time at 100 MHz ADCLK, and a dedicated Digital Power Supply Controller (DPC) that performs fixed-point compensator calculations using real-time ADC inputs-enabling closed-loop digital control without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with FPU, 100 MHz max operation, 165 DMIPS |
| Flash Memory | 512 KB on-chip main flash, zero wait states at 100 MHz - enables deterministic real-time code execution |
| SRAM | 48 KB on-chip SRAM, zero wait states - supports high-speed buffer and stack operations |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units) + 10-bit ADA (20 ch); simultaneous 7-channel sampling supported |
| DAC | Two 10-bit voltage-output DACs - suitable for analog reference generation or feedback signal injection |
| Digital Power Control | Dedicated DPC unit with robust fixed-point algorithm - computes PID/compensator outputs directly from ADC results |
| Operating Temp. | –40°C to +85°C (D version) - qualified for industrial ambient environments |
| Package | 120-pin LQFP (PLQP0120KA-A, 16 × 16 mm, 0.5 mm pitch) - compatible with standard surface-mount assembly |
Pinout & Package
Package: 120-pin LQFP (PLQP0120KA-A, 16 × 16 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / ground | Core logic supply (2.7–3.6 V or 4.0–5.5 V depending on variant); separate AVCC/AVSS for analog domain |
| MTU3/GPT PWM pins | Complementary PWM output | Eight MTU3 channels + eight GPT channels support non-overlapping 3-phase/symmetric PWM - critical for inverter gate driving |
| AD00–AD07, AD10–AD17 | Analog input channels | 16 dedicated ADC input pins distributed across two 12-bit units and one 10-bit unit - enables multi-sensor acquisition |
| DA0 / DA1 | Digital-to-analog outputs | Two buffered 10-bit voltage outputs - used for reference biasing or analog feedback injection |
| POE0–POE4 | Port output enable control | Hardware fault protection inputs triggering immediate PWM pin high-impedance state - essential for overcurrent shutdown |
| USB_VBUS / USB_D+/D− | USB 2.0 full-speed interface | Integrated USB device controller with 2 KB on-chip RAM buffer - supports firmware updates and host communication |
Key Features
| Feature | Design Value |
|---|---|
| Dedicated Digital Power Controller (DPC) | Hardware accelerator executing compensator algorithms on ADC data - offloads CPU and ensures sub-microsecond control loop timing |
| Simultaneous 7-channel ADC sampling | Coordinated capture across three ADC units - captures phase currents and bus voltage in single cycle for motor control |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.3×) per channel - enables direct connection of low-level current-sense signals without external op-amps |
| IEC60730 Safety Support | On-chip CRC, self-diagnostic A/D, IWDT with dedicated LOCO, oscillation-stop detection - reduces external safety component count |
| High-resolution PWM timing | GPT PWM delay resolution up to 312 ps at 100 MHz - enables precise dead-time insertion and phase alignment |
| Flexible clock domain partitioning | Independent ICLK (100 MHz), PCLKA (100 MHz), PCLKB (50 MHz), PCLKC (100 MHz), PCLKD (50 MHz) - optimizes peripheral timing without CPU throttling |
Applications
| Motor Drive Inverter Control | Digital AC-DC SMPS |
|---|---|
Use Scenario: Controlling 3-phase BLDC/PMSM inverters in HVAC compressors or industrial drives. IC Role / Device Role / Timing Role: Real-time PWM waveform generation, current/voltage sensing, and closed-loop field-oriented control (FOC) execution. Use Value: Integrated MTU3/GPT complementary PWM with automatic dead-time insertion and DPC-accelerated current loop calculation eliminate need for external gate drivers or DSP co-processors. |
Use Scenario: Regulating isolated flyback or LLC resonant converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: High-speed ADC sampling of primary-side current and secondary-side voltage, plus DPC-based compensator computation. Use Value: DPC unit processes ADC results in hardware to generate duty-cycle updates within 100 ns - enabling >500 kHz switching with stable regulation. |
| Industrial PLC Analog I/O Module | Uninterruptible Power Supply (UPS) Monitoring |
Use Scenario: Signal conditioning and isolation for 4–20 mA and 0–10 V sensor inputs in modular I/O systems. IC Role / Device Role / Timing Role: Simultaneous multi-channel ADC acquisition, PGA gain selection, and CRC-protected data buffering. Use Value: Dual 12-bit ADCs with three shared sample-and-hold circuits allow synchronized acquisition of temperature, pressure, and position sensors - reducing system latency by 60% vs. sequential sampling. |
Use Scenario: Battery voltage/current monitoring, inverter output waveform analysis, and thermal management in line-interactive UPS units. IC Role / Device Role / Timing Role: 10-bit 20-channel ADC scanning battery strings and DC bus, with window comparator alerts for overvoltage/undervoltage events. Use Value: 20-channel 10-bit ADC with 0.5 µs conversion time enables full battery pack monitoring in <10 ms - meeting UL1778 fast-fault response requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | Same package and memory (512 KB flash / 48 KB RAM), but includes ISO 11898-1 CAN module | Required where CAN bus communication is needed for system-level coordination (e.g., multi-inverter stacks) | Select when CAN connectivity is mandatory; otherwise R5F563TEDDFA#H0 offers lower cost and identical power/motor control capability |
| R5F563TCDDFA#V0 | Same package, but reduced memory: 384 KB flash / 32 KB RAM, no CAN, same DPC and ADC features | Suitable for cost-sensitive designs with smaller firmware footprint and less data logging requirement | Choose for BOM cost reduction where application code fits in 384 KB and 32 KB RAM suffices for runtime buffers |
Compared with R5F563TEADFA#V0, R5F563TEDDFA#H0 removes CAN hardware to reduce gate count and cost while retaining identical DPC, ADC, and PWM capabilities; compared with R5F563TCDDFA#V0, it provides 128 KB more flash and 16 KB more RAM for complex control algorithms and firmware update resilience.
Availability
R5F563TEDDFA#H0 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, PLC analog I/O modules, and UPS monitoring systems requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability validation.
Supply support for R5F563TEDDFA#H0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group, including R5F563TEDDFA#H0, was engineered specifically for high-precision digital power conversion and motor control - integrating hardware accelerators (DPC), safety features (IEC60730), and mixed-signal peripherals optimized for real-time embedded power systems.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEDDFA#H0?
The R5F563TEDDFA#H0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using the RXv1 32-bit CPU core with integrated IEEE-754 single-precision floating-point unit. Its 5-stage pipeline and variable-length instruction set enable ultra-compact code density and deterministic interrupt latency - critical for hard real-time motor and power control loops where R5F563TEDDFA#H0 is deployed.
Does the R5F563TEDDFA#H0 include a CAN interface?
No, the R5F563TEDDFA#H0 does not include a CAN module. It belongs to the "DD" variant family (e.g., R5F563TEDDFA), explicitly designated as CAN-free in Renesas' product matrix. For CAN-enabled alternatives in the same package and memory configuration, consider R5F563TEADFA#V0 - which adds ISO 11898-1 compliant CAN with 32 mailboxes while retaining identical DPC, ADC, and PWM capabilities as R5F563TEDDFA#H0.
What analog peripherals are integrated into the R5F563TEDDFA#H0?
The R5F563TEDDFA#H0 integrates two 12-bit ADC units (S12ADB, 4 channels × 2) with three sample-and-hold circuits, programmable gain amplifiers (11-step gain), and window comparators; one 10-bit ADC (ADA, 20 channels); and two 10-bit DACs (DAa). These enable simultaneous multi-sensor acquisition, precision current sensing, and analog reference generation - all required in digital power supply and motor control applications where R5F563TEDDFA#H0 is used.
How does the Digital Power Supply Controller (DPC) function in the R5F563TEDDFA#H0?
The DPC in R5F563TEDDFA#H0 is a dedicated hardware accelerator that performs fixed-point compensator calculations (e.g., PID, Type II/III) directly on ADC measurement results - without CPU involvement. It accepts inputs from the 10-bit ADA and outputs duty-cycle adjustments to PWM timers, achieving sub-microsecond loop closure. This capability makes R5F563TEDDFA#H0 uniquely suited for high-frequency switched-mode power supplies where software-based control would introduce unacceptable jitter or latency.
What package type and pin count does the R5F563TEDDFA#H0 use?
The R5F563TEDDFA#H0 uses a 120-pin LQFP package (PLQP0120KA-A), measuring 16 × 16 mm with 0.5 mm pitch. It provides 72 GPIO pins (including 26 open-drain outputs), dedicated PWM output pins with POE fault protection, and full analog/digital peripheral routing - matching the mechanical and thermal requirements of industrial power and motor control PCB layouts where R5F563TEDDFA#H0 is implemented.
R5F563TEDDFA#H0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEDDFA#H0 FAQ
1.How can I place an order for R5F563TEDDFA#H0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEDDFA#H0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEDDFA#H0 reliable?
The price and inventory of R5F563TEDDFA#H0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEDDFA#H0 is usually 5 days.
3.What payment methods are accepted for R5F563TEDDFA#H0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEDDFA#H0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEDDFA#H0?
R5F563TEDDFA#H0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEDDFA#H0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEDDFA#H0?
For technical support, including R5F563TEDDFA#H0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEDDFA#H0 requirements.
6.How does Aetrix verify that R5F563TEDDFA#H0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEDDFA#H0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEDDFA#H0 meets industry standards.
7.What is the process for return or replacement of R5F563TEDDFA#H0?
All R5F563TEDDFA#H0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEDDFA#H0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEDDFA#H0 part is unused and in its original packaging.
Return procedure for R5F563TEDDFA#H0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEDDFA#H0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

