Renesas R5F563TEDDFA#V0
- Part No.:
- R5F563TEDDFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEDDFA#V0.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,777
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEDDFA#V0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, 512 KB on-chip flash, 48 KB SRAM, and hardware-accelerated Digital Power Supply Controller (DPC) logic. It operates across –40°C to +85°C with single 4.0–5.5 V supply and supports IEC60730 safety compliance.
For engineers reviewing the R5F563TEDDFA#V0 datasheet, R5F563TEDDFA#V0 pinout, R5F563TEDDFA#V0 application, or R5F563TEDDFA#V0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), three-phase complementary PWM generation without CPU overhead, simultaneous 7-channel ADC sampling, and absence of integrated CAN - distinguishing it from CAN-equipped RX63T variants.
Technical Context
The R5F563TEDDFA#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. Its memory subsystem includes zero-wait-state 512 KB flash (100 MHz access) and 48 KB SRAM, both accessible at full system clock speed.
Timing subsystems feature dual high-resolution timer units: MTU3 (8 channels, 100 MHz operation) and GPT (8 channels, with PWM delay accuracy down to 312 ps at 100 MHz). The DPC unit performs fixed-point compensatory calculations for switched-mode power supplies using real-time 10-bit ADC inputs - a dedicated function not emulated in software.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 512 KB flash (no wait states @ 100 MHz), 48 KB SRAM (no wait states), 32 KB data flash (100k write cycles) |
| ADC System | Two 12-bit S12ADB units (4 ch × 2, 1 µs/ch @ 50 MHz ADCLK), one 10-bit ADA (20 ch, 0.5 µs/ch @ 100 MHz) |
| PWM & Timers | MTU3 (8 ch, 3-phase complementary PWM), GPT (8 ch, 312 ps PWM delay resolution), POE3 for hardware fault shutdown |
| Digital Power Control | Dedicated DPC unit with robust algorithm for SMPS control; uses 10-bit ADC results directly in calculation loop |
| Safety Features | IEC60730 support: oscillation-stop detection, CRC calculator, IWDT with dedicated 125-kHz LOCO, ADC self-diagnostic |
| Package & Temp | PLQP0120KA-A (120-pin LQFP, 16 × 16 mm, 0.5 mm pitch), –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 × 16 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core analog/digital supply pins; requires separate decoupling per power domain (VCC, AVCC0, AVCC, VREF) |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Phase A/B outputs for up to 8 complementary PWM channels; supports dead-time insertion and fault shutdown via POE3 |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four independent GPT channels with dual output pins each; enable precise 3-phase + 1-phase complementary PWM generation |
| AD000–AD019 | Analog input channels | 20 dedicated 10-bit ADC inputs; AN000–AN007 also serve as 12-bit S12ADB inputs in dual-unit configuration |
| DA0 / DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs referenced to VREF; used for analog feedback injection or reference generation |
| POE0, POE4, POE8, POE10, POE11, POE12 | Port Output Enable inputs | Hardware-triggered high-impedance control for MTU3/GPT outputs; enables immediate PWM shutdown on overcurrent or comparator fault |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-fixed-point engine executing SMPS compensator algorithms in real time using 10-bit ADC inputs - eliminates CPU load and jitter in control loops |
| Sub-nanosecond PWM Timing Control | GPT supports 312 ps PWM edge delay resolution at 100 MHz, enabling precise dead-time tuning and phase alignment in high-frequency inverters |
| Simultaneous Multi-Channel ADC Sampling | Three ADC units (two 12-bit + one 10-bit) can sample 7 channels concurrently - critical for vector-controlled motor drives requiring synchronized current/voltage capture |
| Hardware Fault Protection | POE3 module accepts comparator, oscillator-stop, or software triggers to force MTU3/GPT outputs into high-Z state within <1 µs - no firmware intervention required |
| IEC60730 Safety Acceleration | On-chip CAC measures clock accuracy, CRC generator validates memory/data, and ADC self-test produces internal reference voltages - all implemented in hardware for Class B compliance |
Applications
| Motor Drive Inverter | Digital AC-DC SMPS |
|---|---|
Use Scenario: 3-phase PMSM/BLDC motor control in industrial servo drives or HVAC compressors. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithm, generating gate-drive PWM, sampling phase currents/voltages, and managing safety shutdown. Use Value: MTU3's three-phase complementary PWM and GPT's 312-ps delay control eliminate CPU overhead and ensure precise dead-time management for SiC/GaN gate drivers. |
Use Scenario: High-efficiency server PSU or telecom rectifier with digital voltage/current regulation and adaptive loop compensation. IC Role / Device Role / Timing Role: Real-time SMPS controller performing PID/compensator calculations, ADC acquisition, and PWM modulation - all synchronized to switching frequency. Use Value: Dedicated DPC unit executes fixed-point compensator math in hardware, achieving deterministic sub-microsecond loop latency independent of firmware execution. |
| Industrial PLC Analog I/O Module | Uninterruptible Power Supply (UPS) Control |
Use Scenario: Modular PLC backplane node acquiring sensor signals (temperature, pressure, current) and driving analog outputs. IC Role / Device Role / Timing Role: Precision measurement hub with simultaneous multi-channel sampling, programmable gain amplification, and window comparator monitoring. Use Value: Dual 12-bit ADCs with three shared sample-and-hold circuits and 11-step PGA gain allow direct connection to mV-level sensors without external signal conditioning. |
Use Scenario: Online double-conversion UPS managing battery charging, inverter output, and line-interactive transfer logic. IC Role / Device Role / Timing Role: Central safety-critical controller handling AC/DC conversion monitoring, battery state estimation, and failover sequencing under IEC62040 compliance. Use Value: Integrated IWDT with dedicated LOCO, oscillation-stop detection, and hardware CRC validation satisfy mandatory Class B self-test requirements without software polling overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | Same package and memory, but includes ISO11898-1 CAN interface (32 mailboxes) | Required for distributed motor control networks or CAN-based HMI communication | Select when CAN bus connectivity is needed; otherwise R5F563TEDDFA#V0 reduces BOM cost and simplifies layout |
| R5F563TCDDFA#V0 | Same package, but reduced memory: 384 KB flash, 32 KB RAM, no DPC unit | Suitable for cost-sensitive digital power applications without complex compensator requirements | Choose for simpler SMPS topologies where DPC acceleration is unnecessary; retains identical peripheral set except DPC |
Compared with R5F563TEADFA#V0, R5F563TEDDFA#V0 removes CAN to reduce pin count complexity and cost while retaining full DPC capability; versus R5F563TCDDFA#V0, it adds 128 KB flash, 16 KB RAM, and the hardware DPC engine - essential for high-fidelity digital power control loops.
Availability
R5F563TEDDFA#V0 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC power supplies, and uninterruptible power systems requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability under extended temperature operation.
Supply support for R5F563TEDDFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TEDDFA#V0 - was designed specifically for high-performance digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) to offload real-time control tasks from the CPU.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEDDFA#V0?
The R5F563TEDDFA#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the RXv1 32-bit CPU core with single-precision IEEE-754 floating-point unit. This performance level enables real-time execution of field-oriented control (FOC) algorithms and digital power supply compensators without external co-processors.
Does the R5F563TEDDFA#V0 include a CAN interface?
No, the R5F563TEDDFA#V0 does not include an integrated CAN module. It belongs to the "DD" variant family of the RX63T Group, which explicitly excludes CAN functionality. For CAN-enabled versions, consider the "AD" series such as R5F563TEADFA#V0 - same package and memory but with ISO11898-1 compliant CAN channel.
What ADC resources are available on the R5F563TEDDFA#V0?
The R5F563TEDDFA#V0 integrates two independent 12-bit S12ADB units (4 channels × 2, supporting simultaneous 7-channel sampling), one 10-bit ADA unit (20 channels), programmable gain amplifiers (11 gain steps), window comparators (3 per unit), and hardware self-diagnostic functions - all meeting IEC60730 Class B requirements.
How does the Digital Power Supply Controller (DPC) in the R5F563TEDDFA#V0 improve SMPS design?
The DPC in the R5F563TEDDFA#V0 is a dedicated hardware accelerator that performs fixed-point compensator calculations for switched-mode power supplies using raw 10-bit ADC inputs. It operates independently of the CPU, ensuring deterministic sub-microsecond loop latency and eliminating firmware jitter - critical for stable high-frequency (>100 kHz) digital power control.
What package type and thermal characteristics does the R5F563TEDDFA#V0 use?
The R5F563TEDDFA#V0 uses the PLQP0120KA-A package: a 120-pin LQFP with 16 × 16 mm body, 0.5 mm pitch, and exposed thermal pad. It is rated for industrial temperature range (–40°C to +85°C, D version) and supports single 4.0–5.5 V supply operation with separate analog/digital power domains for noise isolation.
R5F563TEDDFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEDDFA#V0 FAQ
1.How can I place an order for R5F563TEDDFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEDDFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEDDFA#V0 reliable?
The price and inventory of R5F563TEDDFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEDDFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TEDDFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEDDFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEDDFA#V0?
R5F563TEDDFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEDDFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEDDFA#V0?
For technical support, including R5F563TEDDFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEDDFA#V0 requirements.
6.How does Aetrix verify that R5F563TEDDFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEDDFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEDDFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TEDDFA#V0?
All R5F563TEDDFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEDDFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEDDFA#V0 part is unused and in its original packaging.
Return procedure for R5F563TEDDFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEDDFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

