Renesas R5F563TEDDFA#V1
- Part No.:
- R5F563TEDDFA#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEDDFA#V1.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,131
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEDDFA#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller designed for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, 512 KB on-chip flash, 48 KB SRAM, and hardware-accelerated digital power supply controller (DPC) logic. It operates across –40°C to +85°C and supports IEC60730 safety compliance.
For engineers reviewing the R5F563TEDDFA#V1 datasheet, R5F563TEDDFA#V1 pinout, R5F563TEDDFA#V1 application, or R5F563TEDDFA#V1 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), simultaneous 7-channel ADC sampling capability, CAN-free configuration, 120-pin LQFP package, and integrated DPC engine optimized for switched-mode power supply feedback loop computation.
Technical Context
The R5F563TEDDFA#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling concurrent 100-MHz MTU3/GPT operation and 50-MHz peripheral bus timing.
It features dual ADC subsystems: S12ADB (two 12-bit units × 4 channels each, with simultaneous sampling and self-diagnostic) and ADA (one 10-bit unit × 20 channels, 100-MHz conversion clock). The DPC unit performs fixed-point compensator calculations using real-time 10-bit ADC inputs-enabling closed-loop digital control without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 512 KB flash (no-wait at 100 MHz), 48 KB SRAM (no-wait), 32 KB data flash (100k write cycles) |
| ADC System | Dual-path: two 12-bit S12ADB units (4 ch × 2, simultaneous 7-ch sampling) + one 10-bit ADA (20 ch, 0.5 µs/ch) |
| PWM & Timers | MTU3 (8 ch, 100-MHz, 3-phase complementary PWM), GPT (8 ch, 100-MHz, 312-ps PWM delay resolution) |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for SMPS compensator calculation using real-time 10-bit ADC inputs |
| Package & Temp | PLQP0120KA-A (120-pin LQFP, 16 × 16 mm, 0.5 mm pitch), operating range –40°C to +85°C (D version) |
| Safety Features | IEC60730-compliant: oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, ADC self-diagnostic |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 × 16 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core/IO supply pins (3.3 V or 5 V); multiple VSS pins ensure low-impedance return paths for noise-sensitive analog/digital domains |
| AVCC0, AVSS0 | Analog power supply | Separate 3.0–5.5 V analog rail for 12-bit ADCs and DACs; decoupling critical for <1 LSB noise performance |
| AN000–AN007 | Analog input channels | Eight dedicated pins for S12ADB unit; support simultaneous sampling across up to 7 channels via shared trigger |
| DA0, DA1 | DAC output terminals | Two buffered 10-bit voltage outputs (0–VREF); used for reference generation or analog feedback injection in power control loops |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | 16 pins supporting complementary PWM, phase-counting, and dead-time insertion; directly drive gate drivers in 3-phase inverters |
| POE0, POE4, POE8, POE10, POE11, POE12 | Port Output Enable inputs | Hardware fault inputs that force MTU3/GPT output pins into high-impedance state during overcurrent or comparator trip events |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware accelerator executing PID/compensator math on 10-bit ADC results-reduces CPU load by >90% in SMPS feedback loops |
| Simultaneous 7-Channel ADC Sampling | Coordinated trigger across two S12ADB units enables synchronized acquisition of voltage, current, and temperature for real-time vector control |
| 312-ps PWM Timing Resolution | GPT channel delay control achieves sub-nanosecond edge placement accuracy-critical for precise dead-time management in SiC/GaN gate drives |
| IEC60730 Safety Hardware | Integrated CAC (clock accuracy check), IWDT with dedicated oscillator, ADC self-test, and CRC engine satisfy Class B requirements without external components |
| Programmable Gain Amplifier (PGA) | 11-step gain (2× to 13.3×) per S12ADB channel enables direct sensing of mV-level shunt voltages without external op-amps |
Applications
| Industrial Motor Drives | Digital AC-DC Power Supplies |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, simultaneous current/voltage sampling, and generation of non-overlapping 3-phase PWM with hardware dead-time insertion. Use Value: Eliminates need for external FPGA or DSP; 100-MHz MTU3 delivers deterministic 100-ns PWM update intervals for <1% torque ripple at 20 kHz switching. |
Use Scenario: Digital control of resonant LLC and phase-shifted full-bridge converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Closed-loop regulation via DPC unit computing compensator output from 10-bit ADC measurements, with 312-ps PWM edge delay for adaptive dead-time tuning. Use Value: Enables >96% efficiency at light load via dynamic dead-time optimization-measured improvement of 1.2% efficiency vs. fixed-timing solutions. |
| Uninterruptible Power Systems (UPS) | Renewable Energy Inverters |
|
Use Scenario: Bidirectional DC-AC conversion and battery charge/discharge management in line-interactive UPS units. IC Role / Device Role / Timing Role: Dual ADC path captures AC line voltage, battery voltage, and inverter current simultaneously; GPT generates isolated gate signals with interlocked fault shutdown. Use Value: Single-chip solution reduces BOM count by 4 ICs (separate ADC, DAC, PWM generator, safety monitor) while meeting UL1778 transient response requirements. |
Use Scenario: Grid-tied solar microinverters requiring high-accuracy MPPT and harmonic-constrained grid synchronization. IC Role / Device Role / Timing Role: S12ADB simultaneous sampling acquires PV voltage/current and grid voltage in one cycle; CAC validates PLL lock stability for anti-islanding compliance. Use Value: Integrated CAC and IWDT eliminate external watchdog ICs; self-diagnostic ADC ensures continuous monitoring of sensor integrity per IEC62109. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V1 | Same package and memory, but includes ISO11898-1 CAN module (32 mailboxes) | Required for systems needing CAN-based motor control networking or diagnostics | Select R5F563TEADFA#V1 only if CAN communication is mandatory; otherwise R5F563TEDDFA#V1 reduces cost and EMI footprint |
| R5F563TCDDFA#V0 | 384 KB flash, 32 KB RAM, same peripherals and package-no CAN, lower memory density | Suitable for cost-optimized designs where firmware size <384 KB and RAM usage ≤32 KB | Choose R5F563TCDDFA#V0 when application code fits within reduced memory; retains identical DPC, ADC, and PWM capabilities |
Compared with R5F563TEDDFA#V1, R5F563TEADFA#V1 adds CAN interface at no change to PWM precision or ADC performance, while R5F563TCDDFA#V0 offers identical feature set with scaled memory-making both viable alternatives depending on connectivity and firmware size requirements.
Availability
R5F563TEDDFA#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC power supplies, and uninterruptible power systems requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.
Supply support for R5F563TEDDFA#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power devices for industrial, automotive, and infrastructure markets.
The RX63T Group-including R5F563TEDDFA#V1-is engineered specifically for digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, S12ADB) to replace discrete analog control ICs and external DSPs.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TEDDFA#V1?
The R5F563TEDDFA#V1 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision floating-point unit. It delivers 165 DMIPS performance and supports variable-length instructions for ultra-compact code density. This architecture enables deterministic real-time execution required for digital power and motor control loops in the R5F563TEDDFA#V1.
Does the R5F563TEDDFA#V1 include a CAN interface?
No, the R5F563TEDDFA#V1 does not include a CAN module. Per Renesas documentation (R01DS0087EJ0220, Table 1.3), the "DD" suffix denotes CAN-disabled variants. This distinguishes it from "AD"-suffix parts like R5F563TEADFA#V1, which integrate a full ISO11898-1 CAN controller with 32 mailboxes. The R5F563TEDDFA#V1 retains all other peripherals-including USB, RSPI, SCI, and I2C-for alternative communication needs.
What ADC resources are available on the R5F563TEDDFA#V1?
The R5F563TEDDFA#V1 provides three ADC subsystems: two independent 12-bit S12ADB units (4 channels each, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels, 0.5 µs conversion time). It supports simultaneous sampling across up to 7 channels using coordinated triggers-critical for vector control and power quality analysis in applications using the R5F563TEDDFA#V1.
What is the purpose of the Digital Power Supply Controller (DPC) in the R5F563TEDDFA#V1?
The DPC in the R5F563TEDDFA#V1 is a dedicated 16-bit fixed-point hardware accelerator that executes digital compensator algorithms (e.g., PID, lead-lag) using real-time inputs from the 10-bit ADC. It offloads the CPU by performing feedback loop calculations autonomously-enabling sub-microsecond control updates essential for high-frequency GaN/SiC power stages in the R5F563TEDDFA#V1.
What package type and pin count does the R5F563TEDDFA#V1 use?
The R5F563TEDDFA#V1 uses the PLQP0120KA-A package: a 120-pin LQFP with 16 × 16 mm body size and 0.5 mm pitch. This package supports all I/O, analog, and power domains required for complex motor and power control-including dedicated AVCC/AVSS rails, POE fault inputs, and MTU3 waveform outputs-while maintaining thermal performance for industrial ambient conditions in the R5F563TEDDFA#V1.
R5F563TEDDFA#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEDDFA#V1 FAQ
1.How can I place an order for R5F563TEDDFA#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEDDFA#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEDDFA#V1 reliable?
The price and inventory of R5F563TEDDFA#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEDDFA#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TEDDFA#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEDDFA#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEDDFA#V1?
R5F563TEDDFA#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEDDFA#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEDDFA#V1?
For technical support, including R5F563TEDDFA#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEDDFA#V1 requirements.
6.How does Aetrix verify that R5F563TEDDFA#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEDDFA#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEDDFA#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TEDDFA#V1?
All R5F563TEDDFA#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEDDFA#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEDDFA#V1 part is unused and in its original packaging.
Return procedure for R5F563TEDDFA#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEDDFA#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

