Renesas R5F563TEDDFB#H0
- Part No.:
- R5F563TEDDFB#H0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TEDDFB#H0.pdf
- Description:
- 32BIT MCU RX63T-H 512K LFQFP144
- Quantity:
- Payment:

- Shipping:

Inventory:3,798
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEDDFB#H0 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 512 KB flash, 48 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and digital power supply controller (DPC) logic - designed for real-time motor control and digital power conversion in industrial inverters and UPS systems.
For engineers reviewing the R5F563TEDDFB#H0 datasheet, R5F563TEDDFB#H0 pinout, R5F563TEDDFB#H0 application, or R5F563TEDDFB#H0 equivalent, this page delivers verified technical context, validated package mapping to PLQP0144KA-A (144-pin LQFP, 20×20 mm, 0.5 mm pitch), confirmed absence of CAN module, and precise PWM timing capability (312 ps delay resolution at 100 MHz) critical for high-fidelity gate drive sequencing.
Technical Context
The R5F563TEDDFB#H0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and CISC Harvard architecture with 5-stage pipeline. It integrates two independent 12-bit ADC units (S12ADB) supporting simultaneous 7-channel sampling, plus one 10-bit ADC (ADA) with 20 channels and 0.5 µs conversion time at 100 MHz ADCLK.
Its timer subsystem includes MTU3 (8-channel 16-bit) and GPT (8-channel 16-bit) supporting three-phase complementary PWM with hardware dead-time insertion and sub-nanosecond PWM edge delay control (312 ps resolution). The DPC unit performs fixed-point compensatory calculations for switched-mode power supplies using raw 10-bit ADC measurements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 512 KB on-chip flash (no wait states), 48 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC | Two 12-bit S12ADB units (4 ch × 2, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 0.5 µs @ 100 MHz) |
| PWM Timing | GPT supports 312 ps PWM edge delay resolution at 100 MHz ICLK; MTU3/GPT generate non-overlapping 3-phase waveforms with automatic dead-time |
| Digital Power Control | Dedicated DPC unit performs 16-bit fixed-point compensatory calculations using 10-bit ADC inputs for SMPS feedback loops |
| Operating Temp | –40°C to +85°C (D version), 3.0–3.6 V or 4.0–5.5 V supply options, no CAN module included |
| Package | PLQP0144KA-A: 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch, 81 GPIO pins (27 open-drain) |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant. Pinout validated per Renesas R01DS0087EJ0220 Rev.2.20 (Pages 122–139).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core logic (VCC), analog (AVCC0/AVCC), USB (VCC_USB), and ground planes are segregated; decoupling required per datasheet layout guidelines |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels support complementary PWM output with hardware dead-time insertion and phase-counting mode for encoder interfacing |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four GPT channels provide 3-phase + 1-phase complementary PWM; 312 ps edge delay control enables precise gate driver timing alignment |
| AD00–AD07, AD10–AD19 | Analog input | 12-bit S12ADB accepts up to 8 differential or single-ended inputs per unit; 10-bit ADA supports all 20 channels simultaneously with common S/H |
| DA0, DA1 | DAC output | Two 10-bit voltage-output DACs (0–VREF) for analog reference generation or closed-loop bias control in power stages |
| POE0, POE4, POE8, POE10–POE12 | Port output enable | Six POE inputs trigger immediate high-impedance state on MTU3/GPT outputs during overcurrent or comparator fault detection |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Oscillation-stop detection, CRC calculator, self-diagnostic A/D, IWDT, and frequency measurement circuit enable Class B safety certification |
| Simultaneous Multi-ADC Sampling | Three ADC units (two S12ADB + one ADA) coordinate triggers to sample up to 7 analog channels concurrently for vector-controlled motor phase current reconstruction |
| Hardware PWM Dead-Time Insertion | MTU3/GPT generate non-overlapping gate drive signals without CPU intervention; configurable dead-time prevents shoot-through in 3-phase inverter bridges |
| Digital Power Supply Controller (DPC) | Fixed-point calculation engine processes 10-bit ADC samples to compute PID or predictive control outputs for digitally regulated DC-DC converters |
| Sub-Nanosecond PWM Edge Delay | GPT achieves 312 ps timing resolution on PWM rising/falling edges at 100 MHz - critical for minimizing propagation skew across multi-phase gate drivers |
Applications
| Industrial Motor Drive | Uninterruptible Power Supply (UPS) |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms (Park/Clarke transforms, PID loops) using FPU and DPC; synchronized PWM generation for six IGBT/MOSFET gate drivers. Use Value: Hardware-accelerated PWM with 312 ps edge delay ensures precise phase alignment across all three legs, reducing torque ripple and EMI. |
Use Scenario: Digital regulation of bidirectional AC/DC and DC/AC conversion stages in online double-conversion UPS systems. IC Role / Device Role / Timing Role: Simultaneous sampling of line voltage, battery voltage, and inverter output current via three ADC units; DPC computes voltage loop compensation in real time. Use Value: Integrated 10-bit 20-channel ADC captures full AC waveform at 100 kHz sampling rate, enabling adaptive harmonic compensation and fast transient response. |
| Solar Inverter Control | Industrial PLC Analog I/O Module |
|
Use Scenario: MPPT tracking and grid-synchronization control in string inverters with transformerless topologies. IC Role / Device Role / Timing Role: High-resolution ADC acquisition of PV string voltage/current and grid voltage; GPT generates isolated gate drive signals with programmable dead-time for H-bridge switching. Use Value: Dual 12-bit ADCs with PGA amplify low-level current sensor outputs (e.g., shunt-based) while maintaining 12-bit ENOB, improving MPPT accuracy under partial shading. |
Use Scenario: Modular analog input expansion for DIN-rail PLCs requiring 16-channel 4–20 mA or ±10 V signal conditioning. IC Role / Device Role / Timing Role: Central acquisition hub: 20-channel 10-bit ADC scans all inputs; two 10-bit DACs generate calibrated reference voltages for analog output modules. Use Value: On-chip data flash stores channel-specific calibration coefficients; CRC calculator validates firmware integrity during field updates per IEC62443. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit motor control MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V0 | Identical package and memory, but includes ISO11898-1 CAN interface (32 mailboxes) | Required for distributed motor control networks with CANopen or J1939 bus communication | Select when system-level communication mandates CAN; R5F563TEDDFB#H0 saves cost and PCB area where CAN is unused |
| R5F563TCDDFB#V0 | Same package, no CAN, but reduced resources: 384 KB flash, 32 KB RAM, no DPC unit | Suitable for simpler inverters or fans without digital power loop control | Choose for cost-sensitive designs where DPC and full 512 KB flash are unnecessary; retains identical ADC/PWM capabilities |
Compared with R5F563TEADFB#V0, R5F563TEDDFB#H0 removes CAN hardware to reduce BOM cost and simplify EMC layout, while retaining full DPC, ADC, and sub-nanosecond PWM timing - making it optimal for self-contained power stage controllers. Against R5F563TCDDFB#V0, it adds 128 KB flash, 16 KB RAM, and the DPC accelerator for advanced digital power regulation.
Availability
R5F563TEDDFB#H0 is available at Aetrix Electronics and suitable for industrial motor drives, uninterruptible power supplies, solar inverters, and programmable logic controller analog I/O modules requiring stable component supply across extended production lifecycles.
Supply support for R5F563TEDDFB#H0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for automotive, industrial, and IoT applications.
The RX63T Group - including R5F563TEDDFB#H0 - was engineered specifically for real-time digital power conversion and high-precision motor control, integrating dedicated hardware accelerators (DPC, MTU3, GPT) to offload CPU-intensive timing and arithmetic tasks.
FAQ
What is the operating temperature range for the R5F563TEDDFB#H0?
The R5F563TEDDFB#H0 is rated for –40°C to +85°C (D version). This specification is confirmed in Table 1.1 and Table 1.3 of the official Renesas datasheet R01DS0087EJ0220 Rev.2.20. The device uses thermal derating guidelines for operation above +85°C, and no extended temperature grade (G version) is offered for this specific part number.
Does the R5F563TEDDFB#H0 include a CAN interface?
No, the R5F563TEDDFB#H0 does not include a CAN module. Per Table 1.3 in the Renesas datasheet, "CAN module not included" is explicitly stated for all R5F563TEDDxx variants. This distinguishes it from R5F563TEADxx parts, which integrate a full ISO11898-1 CAN controller with 32 mailboxes.
What ADC resources are available on the R5F563TEDDFB#H0?
The R5F563TEDDFB#H0 integrates two 12-bit S12ADB units (4 channels × 2, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit with 20 channels and 0.5 µs conversion time at 100 MHz ADCLK. Simultaneous sampling across up to 7 channels is supported via coordinated trigger routing between units.
What is the PWM timing resolution capability of the R5F563TEDDFB#H0?
The R5F563TEDDFB#H0's GPT supports PWM edge delay control with 312 ps resolution at 100 MHz system clock - confirmed in the "Generation of delays in PWM waveforms" feature section. This enables precise alignment of gate drive signals across multiple phases, critical for minimizing shoot-through and EMI in high-frequency inverters.
Is the Digital Power Supply Controller (DPC) functional on the R5F563TEDDFB#H0?
Yes, the DPC unit is fully implemented and operational on the R5F563TEDDFB#H0. As noted in Table 1.2 and the "Digital power supply controller (DPC)" section of the datasheet, DPC is supported in all 144-, 120-, 112-, and 100-pin packages - including PLQP0144KA-A - and requires no optional configuration to enable.
R5F563TEDDFB#H0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEDDFB#H0 FAQ
1.How can I place an order for R5F563TEDDFB#H0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEDDFB#H0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEDDFB#H0 reliable?
The price and inventory of R5F563TEDDFB#H0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEDDFB#H0 is usually 5 days.
3.What payment methods are accepted for R5F563TEDDFB#H0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEDDFB#H0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEDDFB#H0?
R5F563TEDDFB#H0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEDDFB#H0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEDDFB#H0?
For technical support, including R5F563TEDDFB#H0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEDDFB#H0 requirements.
6.How does Aetrix verify that R5F563TEDDFB#H0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEDDFB#H0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEDDFB#H0 meets industry standards.
7.What is the process for return or replacement of R5F563TEDDFB#H0?
All R5F563TEDDFB#H0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEDDFB#H0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEDDFB#H0 part is unused and in its original packaging.
Return procedure for R5F563TEDDFB#H0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEDDFB#H0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

