Renesas R5F563TEDDFB#V0
- Part No.:
- R5F563TEDDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TEDDFB#V0.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,681
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEDDFB#V0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller designed for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (8 channels total, three sample-and-hold circuits per unit), one 10-bit ADC (20 channels), two 10-bit DACs, 512 KB on-chip flash, 48 KB SRAM, and supports IEC60730 safety compliance via CRC, self-diagnostic A/D, oscillation-stop detection, and IWDT.
For engineers reviewing the R5F563TEDDFB#V0 datasheet, R5F563TEDDFB#V0 pinout, R5F563TEDDFB#V0 application, or R5F563TEDDFB#V0 equivalent, key selection criteria include absence of integrated CAN module, 144-pin LQFP (PLQP0144KA-A) package, 4.0–5.5 V operation, –40°C to +85°C temperature grade, and digital power controller (DPC) acceleration for SMPS feedback loops.
Technical Context
The R5F563TEDDFB#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS at 100 MHz, and Harvard architecture with 5-stage pipeline. It features dedicated hardware for digital power control-including 16-bit fixed-point DPC unit using 10-bit ADC inputs-and supports simultaneous sampling across 7 ADC channels via three independent A/D units.
Its timing subsystem includes MTU3 (8-channel 16-bit timer with three-phase complementary PWM) and GPT (8-channel 16-bit general PWM timer with programmable dead-time insertion and sub-nanosecond PWM delay resolution). Clocking is managed by PLL, main crystal oscillator, and dedicated 125-kHz LOCO for IWDT-enabling precise, low-jitter control critical for high-efficiency power conversion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 512 KB flash (no-wait @100 MHz), 48 KB SRAM, 32 KB data flash (100k erase cycles) |
| Analog Peripherals | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H/unit), one 10-bit ADA (20 ch), two 10-bit DACs |
| Digital Power Control | Dedicated 16-bit DPC unit for switched-mode power supply compensator calculations |
| Timers & PWM | MTU3 (8 ch, 3-phase complementary PWM), GPT (8 ch, <312 ps PWM delay resolution), CMT (4 ch) |
| Communication | USB 2.0 FS (1 ch), SCI (5 ch), RIIC (2 ch), RSPI (2 ch); no CAN module |
| Package & Environment | 144-pin LQFP (PLQP0144KA-A, 20×20 mm, 0.5 mm pitch), –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 mm × 20 mm body, 0.5 mm pitch, exposed thermal pad (non-electrical), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core logic (VCC = 4.0–5.5 V), analog (AVCC0 = 4.0–5.5 V), USB (VCC_USB = 3.0–3.6 V) |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–12.5 MHz external crystal; enables PLL-based 100 MHz system clock |
| MTU3/GPT PWM pins (e.g., P00–P07, P10–P17) | Complementary PWM output | Hardware-generated non-overlapping gate drive signals with automatic dead-time insertion for 3-phase inverters |
| AD000–AD019 | Analog input channels | 20-channel 10-bit ADC (ADA) and 8-channel 12-bit ADC (S12ADB) share multiplexed pins; support simultaneous sampling on up to 7 channels |
| DA0 / DA1 | Digital-to-analog outputs | Two independent 10-bit voltage-output DACs for reference generation or analog feedback injection |
| POE0–POE12 | Port output enable control | Hardware-triggered high-impedance state control for MTU3/GPT outputs during fault conditions (e.g., short-circuit detection) |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine optimized for PID/compensator math in SMPS control loops |
| IEC60730 Safety Support | Integrated CRC calculator, A/D self-diagnostic (VREFL0/VREFH0×1/2/VREFH0), IWDT with dedicated LOCO, oscillation-stop detection |
| Precision PWM Timing | GPT delivers <312 ps PWM edge delay resolution at 100 MHz ICLK-enabling fine-grained dead-time tuning for SiC/GaN gate drivers |
| Simultaneous Multi-Channel Sampling | Three independent A/D units allow synchronized capture across 7 channels-critical for vector-controlled motor current sensing |
| Flexible Clock Domain Partitioning | Independent clock dividers for ICLK (100 MHz), PCLKA (100 MHz), PCLKB (50 MHz), PCLKC (100 MHz), PCLKD (50 MHz) optimize peripheral timing isolation |
Applications
| Industrial Motor Drive | Digital AC-DC SMPS |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronous PWM generation for 3-phase inverter, and simultaneous current/voltage sensing via dual 12-bit ADCs. Use Value: Hardware-accelerated DPC and sub-nanosecond PWM delay enable stable high-frequency switching (>100 kHz) with minimal CPU overhead. |
Use Scenario: Digital control of resonant LLC and phase-shifted full-bridge converters in server PSUs and telecom rectifiers. IC Role / Device Role / Timing Role: Closed-loop regulation using 10-bit ADC inputs for voltage/current feedback and 10-bit DAC outputs for reference injection into error amplifiers. Use Value: Integrated DPC unit computes compensator coefficients in <1 µs-reducing loop latency vs. software-only implementations. |
| Uninterruptible Power Supply (UPS) | Grid-Tied Solar Inverter |
Use Scenario: Bidirectional AC/DC and DC/AC conversion with battery management and line-interactive transfer switching. IC Role / Device Role / Timing Role: Dual A/D units sample AC line voltage, battery voltage, and inverter output simultaneously; GPT generates isolated gate drive with adaptive dead-time. Use Value: Simultaneous 7-channel sampling ensures accurate RMS and harmonic analysis without time skew-meeting IEC62040-3 THD requirements. |
Use Scenario: MPPT and grid-synchronization control in single-phase string inverters with anti-islanding protection. IC Role / Device Role / Timing Role: High-speed 10-bit ADC captures rapid PV voltage transients; MTU3 generates grid-synchronized PWM with zero-crossing lock; CRC validates firmware integrity. Use Value: Dedicated IWDT with 125-kHz LOCO and oscillation-stop detection satisfies UL1741 SA anti-islanding fault response timing (<2 s). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V0 | Identical package, memory, and analog specs-but includes ISO11898-1 CAN module (32 mailboxes) | Required for systems needing CAN bus communication (e.g., industrial PLC backplanes, automotive auxiliary control) | Select R5F563TEADFB#V0 only if CAN interface is mandatory; R5F563TEDDFB#V0 reduces BOM cost and layout complexity where CAN is unused. |
| R5F563TCDDFB#V0 | Same package and CAN-disabled configuration, but reduced memory: 384 KB flash, 32 KB RAM | Suitable for cost-sensitive designs with smaller firmware footprint and lower RAM usage (e.g., basic SMPS controllers) | Choose R5F563TCDDFB#V0 when application code size fits within 384 KB and real-time buffers require ≤32 KB SRAM. |
Compared with R5F563TEADFB#V0, R5F563TEDDFB#V0 removes CAN hardware to reduce die area and power; compared with R5F563TCDDFB#V0, it provides 128 KB more flash and 16 KB more RAM-enabling larger safety-certified firmware images and multi-zone control algorithms.
Availability
R5F563TEDDFB#V0 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC power supplies, uninterruptible power systems, and grid-tied solar inverters requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F563TEDDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group-including R5F563TEDDFB#V0-is engineered specifically for high-precision digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety features (IEC60730 support) to replace discrete analog control ICs.
FAQ
Does R5F563TEDDFB#V0 include a CAN interface?
No, R5F563TEDDFB#V0 does not integrate a CAN module. This variant is explicitly designated as "CAN module not included" in Renesas' official product list (R01DS0087EJ0220, Table 1.3). For CAN-enabled versions, consider R5F563TEADFB#V0. The R5F563TEDDFB#V0 retains all other peripherals-including USB, SCI, RSPI, and RIIC-making it ideal for applications where CAN is unnecessary.
What is the maximum operating frequency and voltage range for R5F563TEDDFB#V0?
R5F563TEDDFB#V0 operates at a maximum frequency of 100 MHz with a 4.0–5.5 V supply on VCC/PLLVCC and AVCC0, and 3.0–3.6 V on VCC_USB. Its specified industrial temperature range is –40°C to +85°C (D version). These ratings are validated per Renesas' datasheet R01DS0087EJ0220 and apply to the PLQP0144KA-A package used by R5F563TEDDFB#V0.
How many ADC channels does R5F563TEDDFB#V0 support, and what are their resolutions?
R5F563TEDDFB#V0 supports two independent 12-bit ADC units (S12ADB) totaling 8 channels (4 per unit) with three sample-and-hold circuits per unit, plus one 10-bit ADC unit (ADA) with 20 channels. Simultaneous sampling across up to 7 channels is supported using all three A/D units-enabling synchronized current/voltage acquisition critical for motor control and power quality monitoring.
Is the Digital Power Controller (DPC) unit available in R5F563TEDDFB#V0?
Yes, the Digital Power Controller (DPC) unit is fully implemented in R5F563TEDDFB#V0. As confirmed in the datasheet's "Outline of Specifications" (Table 1.1, Page 7), DPC is present in all 144-, 120-, 112-, and 100-pin RX63T variants-including R5F563TEDDFB#V0-and is used for hardware-accelerated compensator calculations in digital SMPS control loops.
What debug interfaces does R5F563TEDDFB#V0 support?
R5F563TEDDFB#V0 supports both JTAG and FINE (two-wire) on-chip debugging interfaces, compatible with Renesas E1 and E20 emulators. These interfaces enable full-speed real-time debugging, flash programming, and boundary-scan testing-essential for safety-critical development under IEC60730. No external debug probe license is required beyond standard Renesas toolchain support.
R5F563TEDDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEDDFB#V0 FAQ
1.How can I place an order for R5F563TEDDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEDDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEDDFB#V0 reliable?
The price and inventory of R5F563TEDDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEDDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TEDDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEDDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEDDFB#V0?
R5F563TEDDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEDDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEDDFB#V0?
For technical support, including R5F563TEDDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEDDFB#V0 requirements.
6.How does Aetrix verify that R5F563TEDDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEDDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEDDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TEDDFB#V0?
All R5F563TEDDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEDDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEDDFB#V0 part is unused and in its original packaging.
Return procedure for R5F563TEDDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEDDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

