Renesas R5F563TEDDFB#V1
- Part No.:
- R5F563TEDDFB#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TEDDFB#V1.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,041
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEDDFB#V1 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, 512 KB on-chip flash, 48 KB SRAM, and hardware-accelerated Digital Power Supply Controller (DPC) logic. It operates across –40°C to +85°C with single 4.0–5.5 V supply and supports IEC60730 safety compliance.
For engineers reviewing the R5F563TEDDFB#V1 datasheet, R5F563TEDDFB#V1 pinout, R5F563TEDDFB#V1 application, or R5F563TEDDFB#V1 equivalent, this MCU delivers deterministic PWM timing (312-ps resolution), simultaneous 7-channel ADC sampling, and integrated DPC for switched-mode power supply feedback loop computation - critical for high-efficiency AC/DC and DC/DC converter designs requiring real-time analog-digital co-processing.
Technical Context
The R5F563TEDDFB#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling precise peripheral timing isolation.
It features two independent 16-bit timer units: MTU3 (8 channels) supporting three-phase complementary PWM with automatic dead-time insertion, and GPT (8 channels) with sub-cycle PWM delay control (down to 312 ps at 100 MHz). The DPC unit performs fixed-point compensator calculations using raw 10-bit ADC results - bypassing CPU intervention for voltage/current loop updates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 512 KB on-chip flash (no wait states @100 MHz), 48 KB SRAM, 32 KB data flash (100k write cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 0.5 µs/ch @100 MHz ADCLK) |
| PWM Timing | GPT supports 312-ps PWM edge delay resolution at 100 MHz ICLK; MTU3 provides non-overlapping 3-phase PWM with auto-dead-time |
| Digital Power Control | Dedicated DPC unit executes 16-bit fixed-point compensator math using 10-bit ADC inputs - enables <1 µs closed-loop update without CPU load |
| Safety & Compliance | IEC60730 support via oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT with dedicated LOCO, frequency measurement circuit |
| Package & Temp | PLQP0144KA-A (144-pin LQFP, 20×20 mm, 0.5 mm pitch), –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 mm × 20 mm body, 0.5 mm pitch, exposed thermal pad (non-electrical), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / ground | Primary 4.0–5.5 V digital core supply (VCC) and return (VSS); separate AVCC/AVSS for analog domain |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Up to 16 dedicated pins for complementary PWM output, input capture, or phase counting - routed to 3-phase inverter gate drivers |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | 8 pins supporting single-phase complementary PWM, dead-time generation, and synchronized multi-channel triggering |
| AN000–AN019 | Analog inputs | 20 dedicated ADC input pins (10-bit ADA); 8 pins shared with S12ADB units for simultaneous 7-channel sampling |
| DA0 / DA1 | DAC outputs | Two buffered 10-bit voltage outputs (0–VREF), used for reference generation or analog feedback injection in power stages |
| POE0, POE4, POE8, POE10–POE12 | Port output enable | 6 dedicated pins controlling high-impedance state of MTU3/GPT outputs - critical for fault-safe shutdown during overcurrent events |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware accelerator executing PID/lead-lag compensator math on 10-bit ADC results - reduces closed-loop latency to <1 µs without CPU involvement |
| Simultaneous 7-Channel ADC Sampling | Three independent S12ADB units coordinate sampling across 7 analog inputs in one cycle - essential for vector-controlled motor drives and multi-phase SMPS |
| Sub-Nanosecond PWM Edge Control | GPT achieves 312-ps timing resolution for PWM rising/falling edges at 100 MHz - enables precise dead-time tuning and adaptive timing compensation |
| IEC60730 Safety Hardware | Integrated oscillation-stop detector, CRC generator, self-test ADC, IWDT with dedicated oscillator - satisfies Class B requirements without external components |
| Programmable Gain Amplifier (PGA) | 11-step gain selection (2× to 13.3×) per S12ADB channel - allows direct sensing of low-level current shunt signals without external op-amps |
Applications
| Industrial Switch-Mode Power Supplies | Brushless DC Motor Drives |
|---|---|
|
Use Scenario: High-efficiency AC/DC and isolated DC/DC converters for telecom and server PSUs. IC Role / Device Role / Timing Role: Primary controller executing digital voltage/current regulation loops via DPC unit and real-time ADC/DAC interface. Use Value: Eliminates need for external DSP or FPGA; 312-ps PWM timing enables <1% THD in resonant topologies and fast transient response (<50 µs). |
Use Scenario: Sensorless or hall-sensor-based BLDC drives for HVAC fans, pumps, and compressors. IC Role / Device Role / Timing Role: Real-time commutation engine managing six-step or FOC algorithms using MTU3 3-phase PWM and synchronized ADC sampling. Use Value: Simultaneous 7-channel sampling captures phase currents and bus voltage in one cycle - enables precise back-EMF estimation and torque ripple reduction. |
| Uninterruptible Power Supplies (UPS) | Grid-Tied Solar Inverters |
|
Use Scenario: Online double-conversion UPS systems requiring seamless transfer and harmonic mitigation. IC Role / Device Role / Timing Role: Dual-role controller handling rectifier regulation (via DPC) and inverter modulation (via MTU3/GPT PWM) with shared ADC resources. Use Value: Single-chip solution reduces BOM cost and inter-IC latency; IEC60730 hardware ensures functional safety certification readiness. |
Use Scenario: Single-phase and three-phase solar string inverters with MPPT and grid-synchronization. IC Role / Device Role / Timing Role: Grid synchronization master using PLL-based phase-locked loop, ADC-triggered sampling, and reactive power control via DAC outputs. Use Value: 100-MHz PWM and 20-channel 10-bit ADC support high-resolution MPPT scanning and THD <3% at 50/60 Hz fundamental. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V1 | Same package and memory, but includes ISO11898-1 CAN interface (32 mailboxes) | Required for systems needing CAN-based monitoring or firmware updates in industrial power systems | Select when CAN communication is mandatory; otherwise R5F563TEDDFB#V1 offers identical power control capability at lower cost |
| TMS320F280049C | C2000 DSP core, 100-MHz, 256 KB flash, 100-MHz PWM, but no integrated DPC or IEC60730 safety hardware | Requires external safety components and software-based compensator implementation | Choose for legacy C2000 ecosystem compatibility; R5F563TEDDFB#V1 provides higher integration and certified safety features out-of-box |
Compared with R5F563TEADFB#V1, the R5F563TEDDFB#V1 removes CAN but retains full DPC, ADC, and PWM capabilities - ideal for cost-sensitive, self-contained power modules. Against TMS320F280049C, it delivers hardware-enforced safety and deterministic digital control without software overhead.
Availability
R5F563TEDDFB#V1 is available at Aetrix Electronics and suitable for industrial switch-mode power supplies, brushless DC motor drives, uninterruptible power supplies, and grid-tied solar inverters requiring stable component supply and long-term production continuity.
Supply support for R5F563TEDDFB#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TEDDFB#V1 - was designed specifically for digital power conversion and motor control, integrating hardware accelerators (DPC), precision analog (dual 12-bit ADCs), and safety features (IEC60730) into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TEDDFB#V1?
The R5F563TEDDFB#V1 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision floating-point unit. It delivers 165 DMIPS performance and supports variable-length instructions for ultra-compact code density. This architecture enables deterministic real-time execution required for digital power supply control loops.
Does the R5F563TEDDFB#V1 include CAN interface functionality?
No, the R5F563TEDDFB#V1 does not include CAN interface functionality. Its part number suffix "DD" explicitly denotes "CAN module not included", distinguishing it from "TEADFB" variants which integrate ISO11898-1 compliant CAN with 32 mailboxes. All other peripherals - including DPC, ADCs, PWM timers, and USB - remain identical between the two variants.
What analog-to-digital conversion capabilities does the R5F563TEDDFB#V1 provide?
The R5F563TEDDFB#V1 integrates three ADC subsystems: two independent 12-bit S12ADB units (4 channels each, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels, 0.5 µs conversion time at 100 MHz clock). It supports simultaneous sampling across seven channels - critical for vector-controlled motor drives and multi-phase power converters.
How does the Digital Power Supply Controller (DPC) in the R5F563TEDDFB#V1 function?
The DPC in the R5F563TEDDFB#V1 is a dedicated hardware accelerator that performs 16-bit fixed-point compensator calculations (e.g., PID, lead-lag) using raw 10-bit ADC results - without CPU intervention. It interfaces directly with the ADA module and updates PWM duty cycles in under 1 µs, enabling high-bandwidth voltage/current regulation loops essential for resonant and LLC converters.
What package type and thermal specifications apply to the R5F563TEDDFB#V1?
The R5F563TEDDFB#V1 uses the PLQP0144KA-A package: a 144-pin LQFP with 20 mm × 20 mm body, 0.5 mm pitch, and exposed thermal pad. It is rated for operation from –40°C to +85°C (D version), with 4.0–5.5 V supply voltage. The package supports standard reflow profiles and provides adequate thermal dissipation for continuous 100-MHz operation in enclosed power modules.
R5F563TEDDFB#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEDDFB#V1 FAQ
1.How can I place an order for R5F563TEDDFB#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEDDFB#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEDDFB#V1 reliable?
The price and inventory of R5F563TEDDFB#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEDDFB#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TEDDFB#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEDDFB#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEDDFB#V1?
R5F563TEDDFB#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEDDFB#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEDDFB#V1?
For technical support, including R5F563TEDDFB#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEDDFB#V1 requirements.
6.How does Aetrix verify that R5F563TEDDFB#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEDDFB#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEDDFB#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TEDDFB#V1?
All R5F563TEDDFB#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEDDFB#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEDDFB#V1 part is unused and in its original packaging.
Return procedure for R5F563TEDDFB#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEDDFB#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

