Renesas R5F563TEDDFH#V0
- Part No.:
- R5F563TEDDFH#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 112-LQFP
- Datasheet:
-
R5F563TEDDFH#V0.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 112LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,436
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEDDFH#V0 from Renesas Electronics is a 100-MHz 32-bit RX MCU with integrated FPU, 512 KB flash, 48 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and CAN module excluded - designed for digital power supply control in industrial inverters and motor drives.
For engineers reviewing the R5F563TEDDFH#V0 datasheet, R5F563TEDDFH#V0 pinout, R5F563TEDDFH#V0 application, or R5F563TEDDFH#V0 equivalent, this part delivers deterministic PWM timing (312-ps resolution), IEC60730-compliant self-diagnostic features, and dedicated digital power supply controller (DPC) logic - critical for high-reliability switched-mode power supply designs requiring real-time compensatory calculations.
Technical Context
The R5F563TEDDFH#V0 implements the RXv1 CPU core with CISC Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling 165 DMIPS at 100 MHz. It integrates two independent 12-bit ADC units (S12ADB), each with three sample-and-hold circuits, double data registers, and programmable gain amplifiers (11 gain steps), plus one 10-bit 20-channel ADC (ADA) operating at 100 MHz ADCLK.
Its timer subsystem includes MTU3 (8 channels, 100-MHz operation, three-phase complementary PWM with automatic dead-time insertion) and GPT (4 channels, 100-MHz operation, PWM delay control down to 312 ps), both synchronized to PCLKA. The DPC unit performs fixed-point compensatory calculations using ADC measurement results - specifically optimized for digital control loops in SMPS applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 512 KB on-chip flash (no wait states), 48 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC System | Two 12-bit S12ADB units (4 ch × 2, simultaneous 7-ch sampling), one 10-bit ADA (20 ch, 0.5 µs/ch) |
| PWM Timing | GPT supports 312-ps PWM edge delay resolution at 100 MHz ICLK; MTU3 provides hardware dead-time insertion |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for SMPS compensatory calculations using ADC inputs |
| Operating Range | –40°C to +85°C (D version), 4.0–5.5 V main supply, 3.0–3.6 V or 4.0–5.5 V analog supply |
| Package | PLQP0112JA-A: 112-pin LQFP, 20 × 20 mm, 0.65 mm pitch |
Pinout & Package
Package: PLQP0112JA-A - 112-pin LQFP, 20 × 20 mm body, 0.65 mm pitch, exposed pad (thermal pad not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual power domains: VCC/PLLVCC (digital core), AVCC/AVCC0 (analog), VREF (reference) |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Supports three-phase complementary PWM output with automatic dead-time generation |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four-channel complementary PWM with 312-ps edge delay control per channel |
| AD00–AD07, AD10–AD19 | Analog input channels | 12-bit S12ADB: AN000–AN007 (unit A/B); 10-bit ADA: AN000–AN019 (shared pins) |
| DA0, DA1 | DAC outputs | 10-bit voltage-output DACs referenced to VREF; used for analog feedback or reference generation |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for real-time SMPS loop compensation |
| IEC60730 Compliance Support | Oscillation-stop detection, CRC calculator, IWDT, ADC self-diagnostic, frequency measurement circuit |
| High-Resolution PWM Timing | GPT enables 312-ps PWM edge delay accuracy at 100 MHz - critical for precise gate drive timing in SiC/GaN inverters |
| Dual 12-bit ADC with PGA | Two independent S12ADB units, each with 3-channel programmable gain amplifier (11 gain steps) and window comparator |
| Simultaneous Multi-Channel Sampling | Three ADC units can sample up to 7 channels concurrently - essential for vector-controlled motor drives |
Applications
| Industrial Motor Drives | Digital AC-DC SMPS |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms via RXv1 core and DPC unit; MTU3 generates non-overlapping 3-phase PWM with hardware dead-time. Use Value: Eliminates CPU overhead for PWM dead-time management and enables <1-µs current-loop update rates using simultaneous 7-channel ADC sampling. |
Use Scenario: Digital control of resonant LLC and phase-shifted full-bridge converters in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: DPC unit computes PID/compensator outputs from 10-bit ADA measurements; GPT delivers sub-nanosecond PWM edge alignment for ZVS optimization. Use Value: Reduces external component count by integrating compensator math, ADC, DAC, and precision PWM in one chip - meeting IEC60730 Class B requirements. |
| Solar Microinverters | Uninterruptible Power Supplies |
|
Use Scenario: Grid-tied DC-AC conversion with MPPT and anti-islanding protection in residential solar systems. IC Role / Device Role / Timing Role: S12ADB units monitor DC-link voltage/current and AC output with simultaneous sampling; CRC and IWDT support safety monitoring. Use Value: Dual 12-bit ADCs with programmable gain enable accurate current sensing across wide dynamic range (100:1), while DPC accelerates MPPT algorithm convergence. |
Use Scenario: Online double-conversion UPS with battery charging, inverter control, and bypass switching logic. IC Role / Device Role / Timing Role: R5F563TEDDFH#V0 manages AC input rectification, battery charge regulation, and pure-sine-wave inverter output using integrated DACs and PWM timers. Use Value: Integrated 10-bit DACs generate precise analog references for battery voltage regulation; simultaneous ADC sampling ensures synchronized line/load monitoring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller-based digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFH#V0 | Includes ISO11898-1 CAN interface (32 mailboxes); identical package, memory, and analog/peripheral specs | Required for systems needing CAN-based system-level communication (e.g., modular UPS clusters or distributed motor control) | Select when CAN bus connectivity is mandatory; otherwise R5F563TEDDFH#V0 reduces BOM cost and simplifies layout. |
| R5F563TCDDFH#V0 | 384 KB flash, 32 KB SRAM, same peripherals and package; no CAN module | Suitable for cost-sensitive, lower-firmware-footprint SMPS designs where full 512 KB is unnecessary | Choose for production scalability where firmware size remains under 384 KB - retains all DPC, ADC, and PWM capabilities. |
Compared with R5F563TEADFH#V0, R5F563TEDDFH#V0 removes CAN functionality without compromising DPC, ADC resolution, or PWM timing - making it optimal for isolated digital power modules. Against R5F563TCDDFH#V0, it offers 128 KB more flash and 16 KB more RAM for complex control algorithms or future firmware expansion.
Availability
R5F563TEDDFH#V0 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC SMPS, solar microinverters, and uninterruptible power supplies requiring stable component supply and long-term lifecycle support.
Supply support for R5F563TEDDFH#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TEDDFH#V0 - is engineered for high-performance digital power conversion, featuring integrated DPC, precision ADCs, and deterministic PWM to replace discrete DSP+FPGA solutions in SMPS and motor control.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEDDFH#V0?
The R5F563TEDDFH#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using the RXv1 32-bit CISC Harvard core with single-precision IEEE-754 FPU. Its 5-stage pipeline, variable-length instructions, and on-chip multiplier/divider enable deterministic real-time execution - essential for closed-loop digital power control where jitter-free interrupt latency is required. The R5F563TEDDFH#V0 sustains this performance across its full temperature range (–40°C to +85°C).
Does the R5F563TEDDFH#V0 include a CAN interface?
No, the R5F563TEDDFH#V0 does not include a CAN interface. Per Renesas' product matrix (R01DS0087EJ0220, Table 1.3), the "DD" suffix denotes CAN module exclusion. This distinguishes it from functionally identical variants like R5F563TEADFH#V0 (which includes ISO11898-1 CAN with 32 mailboxes). All other peripherals - including DPC, ADCs, DACs, MTU3, and GPT - remain fully retained in the R5F563TEDDFH#V0.
What ADC resources are available on the R5F563TEDDFH#V0?
The R5F563TEDDFH#V0 integrates two 12-bit S12ADB units (4 channels × 2, supporting simultaneous 7-channel sampling) and one 10-bit ADA unit (20 channels, 0.5 µs conversion time at 100 MHz ADCLK). Each S12ADB unit includes three sample-and-hold circuits, double data registers, programmable gain amplifier (11 gain steps), and window comparators - enabling high-accuracy current/voltage sensing in motor drives and SMPS. The R5F563TEDDFH#V0 uses shared pin mapping for ADC inputs across both units.
How does the Digital Power Supply Controller (DPC) function in the R5F563TEDDFH#V0?
The DPC in the R5F563TEDDFH#V0 is a dedicated 16-bit fixed-point calculation unit that executes compensatory algorithms (e.g., PID, lead-lag) for switched-mode power supplies using raw ADC measurement data. It operates independently of the CPU, reducing interrupt load and ensuring deterministic loop timing. Inputs come directly from the 10-bit ADA or 12-bit S12ADB; outputs feed into PWM duty-cycle registers. This hardware acceleration is explicitly documented in the R5F563TEDDFH#V0 datasheet (Section 1.1, Table 1.1) as a key differentiator for digital power applications.
What package type and pin count does the R5F563TEDDFH#V0 use?
The R5F563TEDDFH#V0 is packaged in PLQP0112JA-A: a 112-pin LQFP with 20 × 20 mm body size and 0.65 mm pitch. This package supports all core peripherals - including 69 GPIO pins (21 inputs, 20 open-drain outputs), dual ADC units, GPT/MTU3 timers, USB, SCI, RSPI, and RIIC interfaces - while omitting CAN transceiver circuitry. Thermal characteristics and land pattern match Renesas' official footprint specification for PLQP0112JA-A.
R5F563TEDDFH#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 112-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEDDFH#V0 FAQ
1.How can I place an order for R5F563TEDDFH#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEDDFH#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEDDFH#V0 reliable?
The price and inventory of R5F563TEDDFH#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEDDFH#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TEDDFH#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEDDFH#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEDDFH#V0?
R5F563TEDDFH#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEDDFH#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEDDFH#V0?
For technical support, including R5F563TEDDFH#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEDDFH#V0 requirements.
6.How does Aetrix verify that R5F563TEDDFH#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEDDFH#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEDDFH#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TEDDFH#V0?
All R5F563TEDDFH#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEDDFH#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEDDFH#V0 part is unused and in its original packaging.
Return procedure for R5F563TEDDFH#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEDDFH#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

