Renesas R5F563TEDDFP#H1
- Part No.:
- R5F563TEDDFP#H1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TEDDFP#H1.pdf
- Description:
- 32BIT MCU RX63T 512K 48K QFP100
- Quantity:
- Payment:

- Shipping:

Inventory:1,063
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEDDFP#H1 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, 512 KB on-chip flash, 48 KB SRAM, and hardware-accelerated digital power supply controller (DPC) logic. It operates across –40°C to +85°C and supports CAN-free industrial power conversion systems.
For engineers reviewing the R5F563TEDDFP#H1 datasheet, R5F563TEDDFP#H1 pinout, R5F563TEDDFP#H1 application, or R5F563TEDDFP#H1 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), simultaneous 7-channel ADC sampling capability, integrated DPC calculation unit for SMPS feedback loops, and absence of CAN peripheral - making it ideal for cost-sensitive, high-precision AC/DC and DC/DC converter designs requiring IEC60730 compliance.
Technical Context
The R5F563TEDDFP#H1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling synchronized 100-MHz MTU3/GPT timers and 100-MHz 10-bit ADC operation.
It features two dedicated A/D subsystems: S12ADB (dual 12-bit units, 4 channels × 2, 1.0 µs conversion at 50 MHz ADCLK) and ADA (10-bit, 20 channels, 0.5 µs at 100 MHz ADCLK), plus hardware DPC engine that executes fixed-point compensator calculations using real-time ADC inputs - all without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RXv1 32-bit CPU with IEEE-754 FPU, 165 DMIPS @ 100 MHz |
| Max Clock | 100 MHz system clock (ICLK); PCLKA = 100 MHz for MTU3/GPT; PCLKC = 100 MHz for 10-bit ADC |
| Memory | 512 KB flash (no-wait @ 100 MHz), 48 KB SRAM (no-wait), 32 KB data flash (100k write cycles) |
| ADC | Dual S12ADB: 12-bit × 4 ch × 2 units; ADA: 10-bit × 20 ch; simultaneous 7-channel sampling supported |
| PWM Timing | GPT supports 312-ps PWM edge delay resolution @ 100 MHz ICLK for precise gate timing in SiC/GaN converters |
| Digital Power Control | Hardware DPC unit performs fixed-point compensator math (PID, lead-lag) using ADC inputs - offloads CPU in SMPS closed-loop control |
| IEC60730 Support | Oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT with dedicated LOCO, frequency measurement circuit |
Pinout & Package
Package: PLQP0100KB-A, 100-pin LQFP (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Separate analog/digital supplies: AVCC0/AVCC = 4.0–5.5 V; VCC = 4.0–5.5 V; PLLVCC = 4.0–5.5 V |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Supports three-phase complementary PWM output with automatic dead-time insertion for inverter gate drivers |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Eight pins for single/three-phase complementary PWM; GPT0–GPT3 support 312-ps edge delay control |
| AD00–AD19 | Analog input channels | 20 dedicated 10-bit ADC inputs; AN000–AN007 also serve as 12-bit S12ADB inputs in dual-unit configuration |
| DA0, DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs (0 V to VREF), usable for reference generation or analog feedback injection |
| POE0, POE4, POE8, POE10–POE12 | Port output enable control | Hardware fault shutdown inputs for MTU3/GPT PWM pins - triggers immediate high-Z state on overcurrent or comparator fault |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware accelerator executing fixed-point compensator algorithms (e.g., PID, type-II/III) using real-time 10-bit ADC results - enables sub-microsecond loop update without CPU load |
| Simultaneous 7-Channel ADC Sampling | Three ADC units (two S12ADB + one ADA) coordinate sampling triggers to capture phase currents, bus voltage, and temperature simultaneously - critical for vector-controlled motor drives |
| 312-ps PWM Edge Delay Control | GPT channels 0–3 support programmable rise/fall delays with 312-ps resolution at 100 MHz, enabling precise dead-time compensation for SiC MOSFETs and GaN HEMTs |
| IEC60730 Safety Functions | Integrated oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT with dedicated 125-kHz LOCO, and frequency measurement circuit - reduces external safety component count |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per S12ADB channel - allows direct low-level current-sense amplifier interface without external op-amps |
Applications
| AC/DC Digital Power Supply | Brushless DC Motor Drive |
|---|---|
|
Use Scenario: High-efficiency server PSU or telecom rectifier with active PFC and LLC resonant converter stages. IC Role / Device Role / Timing Role: Main system controller executing digital PFC, LLC regulation, and protection logic via DPC hardware and dual ADC sampling. Use Value: Hardware DPC unit computes compensator outputs in <1 µs using 10-bit ADC inputs, enabling >100 kHz switching with stable loop response and reduced firmware overhead. |
Use Scenario: Industrial BLDC drive for HVAC compressors or pumps requiring field-oriented control (FOC) and safety certification. IC Role / Device Role / Timing Role: Real-time motor controller acquiring three-phase currents and DC bus voltage via simultaneous 7-channel ADC sampling and generating six PWM outputs with synchronized dead times. Use Value: MTU3 and GPT deliver non-overlapping three-phase PWM waveforms with auto-inserted dead times and 312-ps edge delay tuning - eliminates shoot-through risk in 600-V+ inverter stages. |
| Uninterruptible Power Supply (UPS) | Solar Microinverter Control |
|
Use Scenario: Line-interactive UPS with bidirectional AC/DC conversion, battery management, and grid synchronization. IC Role / Device Role / Timing Role: Central MCU managing grid sync (via SCI/USB), battery charging (via DAC-controlled CV/CC), and inverter modulation using GPT PWM with adaptive dead time. Use Value: Dual 12-bit ADCs with PGA provide accurate current sensing across wide dynamic range (10 mA–50 A), while 48 KB SRAM buffers waveform data for harmonic analysis and THD reduction. |
Use Scenario: Single-phase solar microinverter converting PV DC to grid-synchronized AC with MPPT and anti-islanding protection. IC Role / Device Role / Timing Role: Grid-tie controller performing MPPT (using ADC voltage/current), grid synchronization (via USB/SCI timing), and SPWM generation with adaptive dead time and fault shutdown. Use Value: Integrated CAC measures PLL clock accuracy against grid frequency; IWDT with dedicated LOCO ensures fail-safe shutdown during grid loss - satisfies UL 1741 SA requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V0 | Includes CAN module (32 mailboxes); identical package, flash, RAM, ADC, PWM, and DPC capabilities | Required where CAN bus communication is needed for system-level monitoring or multi-converter coordination | Select R5F563TEADFP#V0 if CAN connectivity is mandatory; otherwise R5F563TEDDFP#H1 offers lower cost and same core power control functionality |
| R5F563TCDDFP#V0 | 384 KB flash, 32 KB RAM, same peripherals and DPC; no CAN; lower memory footprint | Suitable for cost-optimized designs with smaller firmware image and fewer runtime variables | Choose R5F563TCDDFP#V0 when application firmware fits in 384 KB flash and 32 KB RAM suffices - reduces BOM cost without sacrificing DPC or ADC performance |
Compared with R5F563TEADFP#V0, R5F563TEDDFP#H1 removes CAN to reduce cost and complexity while retaining full DPC, ADC, and PWM capabilities; versus R5F563TCDDFP#V0, it provides 128 KB more flash and 16 KB more RAM for larger control algorithms or future firmware expansion - both alternatives maintain identical 100-MHz timing precision and IEC60730 safety features.
Availability
R5F563TEDDFP#H1 is available at Aetrix Electronics and suitable for AC/DC power supplies, BLDC motor drives, uninterruptible power systems, and solar microinverters requiring stable component supply, long-term lifecycle support, and IEC60730-certifiable silicon.
Supply support for R5F563TEDDFP#H1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX63T Group, including R5F563TEDDFP#H1, was designed specifically for digital power supply control and motor drive systems - integrating hardware DPC, high-resolution PWM timing, and IEC60730 safety features into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TEDDFP#H1?
The R5F563TEDDFP#H1 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with Harvard architecture, five-stage pipeline, and IEEE-754 single-precision floating-point unit. It delivers 165 DMIPS performance and supports variable-length instructions for ultra-compact code density. The core includes a memory protection unit (MPU) and two multiply-and-accumulate units - all confirmed in the R01DS0087EJ0220 datasheet Rev.2.20.
Does the R5F563TEDDFP#H1 include a CAN interface?
No, the R5F563TEDDFP#H1 does not include a CAN module. Per Table 1.3 in the R01DS0087EJ0220 datasheet, the "DD" product ID code explicitly denotes CAN module exclusion. This distinguishes it from "AD" variants like R5F563TEADFP#V0, which integrate a full ISO11898-1 compliant CAN controller with 32 mailboxes. The R5F563TEDDFP#H1 retains all other peripherals - including USB, RSPI, SCI, and I2C - making it optimal for CAN-free digital power applications.
What ADC resources are available on the R5F563TEDDFP#H1?
The R5F563TEDDFP#H1 integrates three independent A/D subsystems: two 12-bit S12ADB units (4 channels × 2, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across seven channels using coordinated triggers. Conversion times are 1.0 µs per channel for S12ADB (at 50 MHz ADCLK) and 0.5 µs per channel for ADA (at 100 MHz ADCLK), as specified in pages 6–7 of R01DS0087EJ0220.
How does the Digital Power Supply Controller (DPC) function in the R5F563TEDDFP#H1?
The DPC in the R5F563TEDDFP#H1 is a dedicated hardware calculation unit that executes fixed-point compensator algorithms (e.g., PID, lead-lag) using real-time inputs from the 10-bit ADC. It operates independently of the CPU, delivering results in under 1 µs - enabling high-frequency (>100 kHz) digital power supply control loops without firmware latency. This capability is confirmed in Section 1.1 and Table 1.1 of R01DS0087EJ0220 and is exclusive to RX63T "T"-series parts with product ID code "1".
What package and pin count does the R5F563TEDDFP#H1 use?
The R5F563TEDDFP#H1 uses the PLQP0100KB-A package: a 100-pin LQFP with 14 × 14 mm body size and 0.5 mm pitch. This is confirmed in Table 1.3 (page 10) and Package section (page 8) of the R01DS0087EJ0220 datasheet. It provides 57 GPIO pins, including 21 inputs and 16 open-drain outputs, with 39 pins rated for 5-V tolerance - supporting direct interfacing with legacy industrial sensors and logic.
R5F563TEDDFP#H1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEDDFP#H1 FAQ
1.How can I place an order for R5F563TEDDFP#H1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEDDFP#H1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEDDFP#H1 reliable?
The price and inventory of R5F563TEDDFP#H1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEDDFP#H1 is usually 5 days.
3.What payment methods are accepted for R5F563TEDDFP#H1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEDDFP#H1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEDDFP#H1?
R5F563TEDDFP#H1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEDDFP#H1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEDDFP#H1?
For technical support, including R5F563TEDDFP#H1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEDDFP#H1 requirements.
6.How does Aetrix verify that R5F563TEDDFP#H1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEDDFP#H1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEDDFP#H1 meets industry standards.
7.What is the process for return or replacement of R5F563TEDDFP#H1?
All R5F563TEDDFP#H1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEDDFP#H1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEDDFP#H1 part is unused and in its original packaging.
Return procedure for R5F563TEDDFP#H1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEDDFP#H1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

