Renesas R5F563TEEDFA#H0
- Part No.:
- R5F563TEEDFA#H0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEEDFA#H0.pdf
- Description:
- 32BIT MCU RX63T 512K 5V LQFP144
- Quantity:
- Payment:

- Shipping:

Inventory:1,584
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEEDFA#H0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and dedicated Digital Power Supply Controller (DPC) hardware acceleration - deployed in industrial UPS, solar inverters, and server PSUs.
For engineers reviewing the R5F563TEEDFA#H0 datasheet, R5F563TEEDFA#H0 pinout, R5F563TEEDFA#H0 application, or R5F563TEEDFA#H0 equivalent, key selection criteria include 100-MHz PWM timing resolution (312 ps delay control), IEC60730-compliant self-diagnostic A/D and oscillation monitoring, simultaneous 7-channel sampling across three ADC units, and integrated DPC for digital SMPS loop computation without CPU overhead.
Technical Context
The R5F563TEEDFA#H0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS at 100 MHz, and memory protection unit (MPU). Its clock system supports external crystal (4–12.5 MHz) + PLL, internal 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling precise domain-specific timing - critical for synchronized PWM, ADC sampling, and communication.
It features dual MTU3 (8-channel 16-bit) and GPT (8-channel 16-bit) timer units supporting three-phase complementary PWM with automatic dead-time insertion, phase-counting mode, and A/D trigger generation. The DPC unit performs fixed-point compensator calculations using real-time 10-bit ADC inputs, directly feeding control outputs to PWM modules - eliminating software loop latency in switched-mode power supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 512 KB on-chip flash (no wait states @100 MHz), 48 KB SRAM, 32 KB data flash (100k write cycles) |
| ADC System | Two 12-bit S12ADB units (4 ch × 2, 1 µs/ch @50 MHz ADCLK), one 10-bit ADA (20 ch, 0.5 µs/ch @100 MHz) |
| PWM & Timers | MTU3 (8 ch) + GPT (8 ch) supporting 2× three-phase + 4× single-phase complementary PWM; 312-ps PWM delay resolution |
| Digital Power Control | Dedicated DPC unit for digital SMPS compensator calculation using 10-bit ADC inputs - offloads CPU, enables deterministic loop execution |
| Communication | CAN 2.0B (1 ch, 32 mailboxes), USB 2.0 FS (1 ch), 5× SCI, 2× RIIC, 2× RSPI, all with DMA/DTC support |
| IEC60730 Support | Oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, A/D self-diagnostic (VREFL/VREFH×1/2/VREFH) |
Pinout & Package
Package: PLQP0120KA-A, 120-pin LQFP (16 × 16 mm, 0.5 mm pitch), RoHS-compliant, -40°C to +85°C operating range.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / ground | Separate analog/digital domains: AVCC0/AVCC (3.0–3.6 V or 4.0–5.5 V), VCC (4.0–5.5 V), VCC_USB (3.0–3.6 V) |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–12.5 MHz external crystal; required for PLL-based 100 MHz operation |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Phase-output pins for three-phase complementary PWM (e.g., U/V/W high/low side); support dead-time insertion and fault shutdown via POE3 |
| ADTRG0–ADTRG3 | A/D conversion trigger inputs | Accept external or timer-generated start pulses for synchronized sampling across multiple ADC units |
| CAN_TX / CAN_RX | CAN bus physical layer interface | Differential signaling compliant with ISO11898-1; supports standard/extended frames, 32 configurable mailboxes |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver; supports host/device/OTG modes; 2 KB on-chip RAM used as endpoint buffer |
| POE0–POE4 | Port output enable control inputs | Hardware-initiated high-impedance state for MTU3/GPT pins during overcurrent/fault conditions - no CPU intervention required |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point compensator engine that consumes ADC results and outputs PWM duty-cycle updates - eliminates software loop jitter in SMPS designs |
| Simultaneous 7-Channel Sampling | Three independent ADC units (two S12ADB + one ADA) triggered synchronously via shared ADTRG signal - captures voltage, current, and temperature in single cycle for closed-loop control |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per S12ADB channel - enables direct high-resolution sensing of low-level shunt voltages without external op-amps |
| IEC60730 Safety Functions | On-chip CAC measures main clock/PLL/IWDT oscillator frequency; self-diagnostic A/D generates internal reference voltages; CRC engine validates firmware/data integrity |
| Complementary PWM with Hardware Dead-Time | MTU3/GPT generate non-overlapping gate drive waveforms with user-configurable dead time; POE3 pins force immediate high-Z state on fault detection - prevents shoot-through |
Applications
| Industrial Uninterruptible Power Supplies (UPS) | Solar Photovoltaic Inverters |
|---|---|
Use Scenario: Real-time DC-AC conversion with grid synchronization, battery charge/discharge management, and fault ride-through compliance. IC Role / Device Role / Timing Role: Primary controller executing digital PLL, MPPT, and dual-loop (voltage/current) PI control using DPC + ADC + PWM peripherals. Use Value: Simultaneous 7-channel sampling captures DC-link voltage, AC phase currents, and temperature in one cycle; 312-ps PWM delay enables precise reactive power control. |
Use Scenario: Grid-tied string inverters requiring high-efficiency MPPT, anti-islanding detection, and harmonic mitigation. IC Role / Device Role / Timing Role: Central SMPS and inverter controller managing DC-DC boost stage and H-bridge modulation with IEC60730-certifiable diagnostics. Use Value: Integrated DPC computes compensator outputs every 100 ns; PGA amplifies millivolt-level shunt signals; self-diagnostic A/D validates sensor integrity before each MPPT iteration. |
| Server & Telecom Power Supplies | Brushless DC Motor Drives |
Use Scenario: High-density, digitally controlled 48 V–12 V/1 V point-of-load (POL) converters with dynamic load transient response. IC Role / Device Role / Timing Role: Secondary-side digital controller performing voltage regulation, telemetry, and PMBus communication via SCI/RIIC. Use Value: Two 10-bit DACs provide programmable reference voltages; 100-MHz PWM ensures <1% duty-cycle resolution at 1 MHz switching; CRC validates firmware updates over PMBus. |
Use Scenario: Sensorless FOC (field-oriented control) of 3-phase BLDC motors in HVAC blowers and industrial pumps. IC Role / Device Role / Timing Role: Real-time motor controller executing Clarke/Park transforms, SVPWM generation, and back-EMF estimation using FPU and MTU3 timers. Use Value: MTU3's phase-counting mode measures rotor position from hall sensors; GPT generates 3-phase PWM with automatic dead-time; simultaneous ADC sampling captures all three phase currents in <1 µs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | Includes CAN module; same package, flash/RAM, and DPC capability; differs only in CAN PHY integration | Required where CAN-based system-level communication (e.g., modular UPS stacks) is mandatory | Select R5F563TEADFA#V0 if CAN bus connectivity is needed; otherwise R5F563TEEDFA#H0 reduces BOM cost and EMI footprint. |
| R5F563TCEDFA#V0 | 384 KB flash, 32 KB RAM, identical peripheral set and DPC; lower memory density but same 100-MHz performance | Suitable for cost-optimized designs with smaller firmware footprints (e.g., fixed-function POL controllers) | Choose R5F563TCEDFA#V0 when application code fits in 384 KB and no future firmware expansion is planned - same thermal and timing behavior. |
Compared with R5F563TEEDFA#H0, R5F563TEADFA#V0 adds CAN without sacrificing DPC or PWM precision, while R5F563TCEDFA#V0 retains full real-time control capability at reduced memory cost - both share identical 120-pin LQFP packaging and IEC60730 safety features.
Availability
R5F563TEEDFA#H0 is available at Aetrix Electronics and suitable for industrial UPS, solar inverters, and server power supplies requiring stable component supply, long-term lifecycle support, and IEC60730-compliant design assurance.
Supply support for R5F563TEEDFA#H0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TEEDFA#H0 - was designed specifically for digital power supply control and motor inverter systems, integrating hardware accelerators (DPC), high-precision analog (dual 12-bit ADCs), and safety-critical functions (IEC60730) into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TEEDFA#H0?
The R5F563TEEDFA#H0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core, delivering 165 DMIPS and featuring an IEEE-754 single-precision floating-point unit. Its CISC Harvard architecture includes a 5-stage pipeline, variable-length instructions, and a memory protection unit (MPU) - all confirmed in the official Renesas datasheet R01DS0087EJ0220.
Does the R5F563TEEDFA#H0 include CAN interface functionality?
No, the R5F563TEEDFA#H0 does not include the CAN module. Its part number suffix "ED" indicates the "CAN module not included" variant, as explicitly defined in Table 1.3 of the RX63T datasheet R01DS0087EJ0220. For CAN support, select R5F563TEADFA#V0 (same package and memory configuration).
What ADC resources are available on the R5F563TEEDFA#H0?
The R5F563TEEDFA#H0 integrates two 12-bit S12ADB units (4 channels × 2, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across all three units - up to 7 channels in one cycle - with conversion times of 1.0 µs (12-bit) and 0.5 µs (10-bit) respectively, as specified in pages 6–7 of R01DS0087EJ0220.
How does the Digital Power Supply Controller (DPC) function in the R5F563TEEDFA#H0?
The DPC in the R5F563TEEDFA#H0 is a dedicated hardware accelerator that performs fixed-point compensator calculations for digital SMPS control loops. It accepts inputs from the 10-bit ADC, executes robust control algorithms, and outputs updated PWM duty-cycle values - all without CPU intervention. This is documented in Section 1.1 and Table 1.1 of R01DS0087EJ0220.
What package type and pin count does the R5F563TEEDFA#H0 use?
The R5F563TEEDFA#H0 uses the PLQP0120KA-A package: a 120-pin LQFP measuring 16 × 16 mm with 0.5 mm pitch. This is confirmed in Table 1.1 (page 8) and Table 1.3 (page 10) of the RX63T datasheet R01DS0087EJ0220, which lists R5F563TEEDFA#H0 under the 120-pin LQFP column with "CAN module not included" option.
R5F563TEEDFA#H0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEEDFA#H0 FAQ
1.How can I place an order for R5F563TEEDFA#H0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEEDFA#H0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEEDFA#H0 reliable?
The price and inventory of R5F563TEEDFA#H0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEEDFA#H0 is usually 5 days.
3.What payment methods are accepted for R5F563TEEDFA#H0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEEDFA#H0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEEDFA#H0?
R5F563TEEDFA#H0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEEDFA#H0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEEDFA#H0?
For technical support, including R5F563TEEDFA#H0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEEDFA#H0 requirements.
6.How does Aetrix verify that R5F563TEEDFA#H0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEEDFA#H0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEEDFA#H0 meets industry standards.
7.What is the process for return or replacement of R5F563TEEDFA#H0?
All R5F563TEEDFA#H0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEEDFA#H0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEEDFA#H0 part is unused and in its original packaging.
Return procedure for R5F563TEEDFA#H0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEEDFA#H0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

