Renesas R5F563TEEDFA#V0
- Part No.:
- R5F563TEEDFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 120-LQFP
- Datasheet:
-
R5F563TEEDFA#V0.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 120LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:241
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEEDFA#V0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B channel, and dedicated Digital Power Supply Controller (DPC) hardware acceleration - enabling real-time compensatory calculations for switched-mode power supplies.
For engineers reviewing the R5F563TEEDFA#V0 datasheet, R5F563TEEDFA#V0 pinout, R5F563TEEDFA#V0 application, or R5F563TEEDFA#V0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), IEC60730-compliant self-diagnostic features (oscillation-stop detection, CRC, IWDT, ADC self-test), and support for simultaneous 7-channel sampling across three ADC units in industrial-grade –40°C to +85°C operation.
Technical Context
The R5F563TEEDFA#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. Its memory subsystem includes 512 KB on-chip flash (no wait states at 100 MHz), 48 KB SRAM, and 32 KB data flash rated for 100,000 erase/write cycles.
Peripheral integration centers on high-precision timing and analog control: MTU3 supports 2× three-phase complementary PWM with automatic dead-time insertion; GPT provides 4× single-phase complementary PWM channels with sub-nanosecond delay tuning; S12ADB delivers 1.0 µs conversion time per channel at 50 MHz ADCLK; DPC unit executes fixed-point control algorithms using ADC measurement results directly.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with FPU, 100 MHz max, 165 DMIPS - enables real-time floating-point math for digital power control loops. |
| Flash / RAM | 512 KB main flash (100 MHz zero-wait), 48 KB SRAM - sufficient for complex control firmware with safety-certified code partitioning. |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units) + 10-bit ADA (20 ch); 7-channel simultaneous sampling - supports multi-sensor feedback in PFC and inverter stages. |
| PWM Timing | MTU3 + GPT deliver 2× three-phase + 4× single-phase complementary PWM; 312 ps delay resolution at 100 MHz - enables precise gate-drive skew compensation. |
| Digital Power Engine | Dedicated DPC hardware calculates compensator outputs using 16-bit fixed-point arithmetic - offloads CPU, improves loop stability vs software-only implementation. |
| Functional Safety | IEC60730-compliant features: oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, ADC self-diagnostic - reduces external safety monitoring components. |
| Package & Temp | PLQP0120KA-A (120-pin LQFP, 16×16 mm, 0.5 mm pitch); operating range –40°C to +85°C - suitable for convection-cooled industrial power modules. |
Pinout & Package
Package: PLQP0120KA-A - 120-pin LQFP, 16 mm × 16 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual power domains: VCC/PLLVCC (4.0–5.5 V), AVCC/AVCC0 (4.0–5.5 V) - enables mixed-signal integrity with separate analog reference path. |
| MTIOC0A–MTIOC7B | MTU3 waveform output/input | Eight 16-bit timer I/O pins supporting complementary PWM, phase counting, and A/D trigger generation - direct connection to gate drivers without GPIO overhead. |
| GTIOCA0–GTIOCB3 | GPT waveform output/input | Eight pins for 4-channel complementary PWM with programmable dead time and 312 ps delay tuning - critical for synchronous rectification timing alignment. |
| AD000–AD019 | Analog input channels | 20 dedicated ADC inputs (ADA) + 8 S12ADB inputs - supports voltage, current, temperature, and auxiliary sensing across full power stage. |
| DA00, DA01 | D/A converter outputs | Two 10-bit buffered DACs for analog reference generation or feedback injection - eliminates need for external DAC in closed-loop biasing. |
| TXD0–RXD4, CANRX/CANTX | Serial communication I/O | SCI (5 ch), USB (1 ch), CAN (1 ch), RSPI (2 ch), RIIC (2 ch) - enables system-level telemetry, host interface, and distributed control bus connectivity. |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine using ADC measurement results - achieves deterministic <1 µs control loop latency for SMPS compensation. |
| Simultaneous 7-Channel Sampling | Coordinated sampling across three ADC units (S12ADB ×2 + ADA) - captures synchronized voltage/current waveforms for vector control and harmonic analysis. |
| IEC60730 Compliance Support | Integrated oscillation-stop detector, CRC calculator, IWDT with dedicated 125-kHz LOCO, and ADC self-diagnostic - satisfies Class B functional safety requirements without external ICs. |
| Sub-Nanosecond PWM Delay Control | 312 ps resolution on GPT PWM edges at 100 MHz - enables precise dead-time optimization and gate-drive timing calibration for SiC/GaN FETs. |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per S12ADB channel - allows direct high-resolution current sensing with shunt resistors without external op-amps. |
Applications
| Industrial Switch-Mode Power Supplies | Three-Phase Motor Inverters |
|---|---|
|
Use Scenario: Digital control of 3–10 kW AC-DC converters with active PFC and LLC resonant stages. IC Role / Device Role / Timing Role: Main controller executing voltage/current loop compensation, PWM generation, fault protection, and communication via CAN/USB. Use Value: Integrated DPC and dual 12-bit ADCs eliminate external DSP and analog front-end components, reducing BOM count by ≥7 parts while meeting IEC60730 Class B. |
Use Scenario: Field-oriented control (FOC) of permanent magnet synchronous motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time motor control MCU generating six complementary PWM outputs with synchronized current sampling triggers. Use Value: Simultaneous 7-channel ADC sampling and 312 ps PWM delay tuning enable precise rotor position estimation and torque ripple reduction below 2% THD. |
| Uninterruptible Power Supplies (UPS) | Renewable Energy Inverters |
|
Use Scenario: Bidirectional DC-AC conversion in online double-conversion UPS systems with battery management interface. IC Role / Device Role / Timing Role: Central controller managing inverter modulation, battery charging, grid synchronization, and fault response within 10 µs. Use Value: Dual ADCs with PGA and window comparators allow concurrent monitoring of AC line, DC bus, battery voltage, and temperature - enabling fast islanding detection and seamless transfer. |
Use Scenario: Grid-tied solar string inverters requiring anti-islanding, reactive power control, and rapid shutdown compliance. IC Role / Device Role / Timing Role: Primary control MCU executing MPPT, grid synchronization, harmonic filtering, and safety-critical shutdown sequences. Use Value: Integrated USB and CAN interfaces simplify commissioning and remote firmware updates; CRC and IWDT ensure reliable operation under variable solar irradiance conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFA#V0 | Includes CAN module; identical package, flash/RAM, ADC, PWM, and DPC specs. | Required where CAN bus is used for system-level communication (e.g., modular UPS stacks or multi-inverter solar farms). | Select R5F563TEADFA#V0 when CAN interface is mandatory; otherwise R5F563TEEDFA#V0 reduces EMI risk and simplifies layout by omitting CAN transceiver. |
| R5F563TCEDFA#V0 | 384 KB flash, 32 KB RAM, same peripherals and package - no DPC unit or S12ADB programmable gain amplifier. | Suitable for cost-sensitive, lower-complexity power supplies without advanced safety or multi-sensor feedback. | Choose R5F563TCEDFA#V0 only if firmware size ≤384 KB and IEC60730 self-test or PGA functionality is not required. |
Compared with R5F563TEEDFA#V0, R5F563TEADFA#V0 adds CAN with no trade-off in analog/performance specs, while R5F563TCEDFA#V0 removes DPC and PGA to reduce cost - making R5F563TEEDFA#V0 the optimal balance of safety, precision, and integration for mid-to-high-end digital power designs.
Availability
R5F563TEEDFA#V0 is available at Aetrix Electronics and suitable for industrial switch-mode power supplies, three-phase motor inverters, uninterruptible power supplies, and renewable energy inverters requiring stable component supply across extended production lifecycles.
Supply support for R5F563TEEDFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TEEDFA#V0 - was designed specifically for digital power supply control and motor drive applications, integrating hardware accelerators, high-precision analog peripherals, and functional safety features into a single-chip solution.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F563TEEDFA#V0?
The R5F563TEEDFA#V0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with Harvard architecture, 5-stage pipeline, and single-precision IEEE-754 floating-point unit. It delivers 165 DMIPS performance and supports variable-length instructions for ultra-compact code density - essential for space-constrained digital power firmware.
Does the R5F563TEEDFA#V0 include CAN interface capability?
No, the R5F563TEEDFA#V0 does not include the CAN module. It belongs to the "ED" variant family (e.g., R5F563TEEDFA#V0, R5F563TCEDFA#V0) explicitly defined in Renesas documentation as CAN-module-excluded versions. For CAN support, select the "AD" variant such as R5F563TEADFA#V0 - which shares identical package, flash, RAM, ADC, and PWM specifications but adds the ISO11898-1-compliant CAN channel.
What analog peripherals are integrated into the R5F563TEEDFA#V0?
The R5F563TEEDFA#V0 integrates two 12-bit S12ADB ADC units (4 channels each, with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit ADA ADC (20 channels), and two 10-bit DAC channels. This configuration supports simultaneous 7-channel sampling, high-resolution current/voltage sensing, and analog reference generation - all without external signal conditioning.
How does the Digital Power Supply Controller (DPC) in the R5F563TEEDFA#V0 improve system performance?
The DPC in the R5F563TEEDFA#V0 is a dedicated hardware accelerator that performs 16-bit fixed-point compensator calculations using raw ADC measurement data. It offloads the CPU, ensures deterministic sub-microsecond loop latency, and improves stability margins in digitally controlled switched-mode power supplies - eliminating software-based calculation jitter and enabling higher switching frequencies up to 1 MHz.
What package type and pin count does the R5F563TEEDFA#V0 use?
The R5F563TEEDFA#V0 uses the PLQP0120KA-A package: a 120-pin LQFP with 16 mm × 16 mm body size, 0.5 mm pitch, and exposed thermal pad. This package supports 72 GPIOs (including 26 open-drain outputs), accommodates full peripheral routing for power control applications, and is qualified for industrial temperature range (–40°C to +85°C).
R5F563TEEDFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 120-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEEDFA#V0 FAQ
1.How can I place an order for R5F563TEEDFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEEDFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEEDFA#V0 reliable?
The price and inventory of R5F563TEEDFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEEDFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TEEDFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEEDFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEEDFA#V0?
R5F563TEEDFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEEDFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEEDFA#V0?
For technical support, including R5F563TEEDFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEEDFA#V0 requirements.
6.How does Aetrix verify that R5F563TEEDFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEEDFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEEDFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TEEDFA#V0?
All R5F563TEEDFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEEDFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEEDFA#V0 part is unused and in its original packaging.
Return procedure for R5F563TEEDFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEEDFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

