Renesas R5F563TEEDFB#V0
- Part No.:
- R5F563TEEDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563TEEDFB#V0.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,841
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEEDFB#V0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed, CAN 2.0B (32 mailboxes), and hardware-accelerated digital power supply controller (DPC) logic - deployed in industrial UPS, solar inverters, and servo drives.
For engineers reviewing the R5F563TEEDFB#V0 datasheet, R5F563TEEDFB#V0 pinout, R5F563TEEDFB#V0 application, or R5F563TEEDFB#V0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), IEC60730-compliant self-diagnostic A/D and CRC functions, integrated DPC calculation unit for SMPS control loops, and support for simultaneous 7-channel sampling across three ADC units.
Technical Context
The R5F563TEEDFB#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. It supports little-endian data arrangement and includes memory protection unit (MPU) for safety-critical execution.
Its timing subsystem combines MTU3 (8-channel 16-bit timer with three-phase complementary PWM) and GPT (8-channel general PWM timer with dead-time generation and 312-ps PWM edge delay control). The DPC unit performs fixed-point compensator calculations using real-time 10-bit ADC inputs - enabling closed-loop digital control of switched-mode power supplies without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard core with 5-stage pipeline and 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables 312-ps PWM edge timing resolution on GPT channels 0–3 |
| ADC Resources | Two independent 12-bit S12ADB units (4 ch × 2) + one 10-bit ADA unit (20 ch); supports simultaneous 7-channel sampling |
| DAC & Analog | Two 10-bit voltage-output DACs; programmable gain amplifier (11-step) per S12ADB unit; window comparators (3 ch/unit) |
| Communication | USB 2.0 full-speed (12 Mbps), CAN 2.0B (1 channel, 32 mailboxes), 5× SCI, 2× RIIC, 2× RSPI, 2× I2C/SMBus |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for real-time compensator calculation using 10-bit ADC inputs |
| IEC60730 Compliance | Integrated oscillation-stop detection, frequency measurement (CAC), CRC calculator, IWDT, and A/D self-diagnostic functions |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 mm × 20 mm, 0.5 mm pitch, exposed pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Separate analog/digital domains: AVCC0/AVCC (4.0–5.5 V) and VCC (4.0–5.5 V); supports 5-V tolerant I/O |
| MTU3/GPT PWM pins (e.g., P00–P07, P10–P17) | Complementary PWM outputs | Hardware-generated non-overlapping 3-phase waveforms with automatic dead-time insertion; no CPU overhead |
| AN000–AN007 | Analog input channels | Direct connection to dual S12ADB units; supports simultaneous sampling across 7 channels via shared S/H |
| DA0, DA1 | Digital-to-analog outputs | 10-bit voltage outputs referenced to VREF (4.0–5.5 V); used for reference biasing or feedback injection |
| TXD0/RXD0, CAN0TX/CAN0RX | SCI and CAN physical interface | SCIc channel 0 (asynchronous/clock-sync/LIN); CAN0 compliant with ISO11898-1, 32-mailbox FIFO |
Key Features
| Feature | Design Value |
|---|---|
| Hardware DPC Engine | Fixed-point compensator calculator dedicated to SMPS control loops; accepts 10-bit ADC results directly, outputs 16-bit duty-cycle adjustments |
| 312-ps PWM Timing Control | GPT channels 0–3 support sub-nanosecond edge delay adjustment (1/32 × ICLK period @ 100 MHz) for precise gate driver timing |
| Triple ADC Sampling Architecture | Three independent A/D units (2× S12ADB + 1× ADA) enable synchronized capture across 7 analog channels - critical for vector-controlled motor drives |
| IEC60730 Safety Hardware | On-chip CAC measures main oscillator/PLL/IWDT clock accuracy; CRC engine validates firmware/data; A/D self-test generates internal reference voltages |
| Flexible Low-Power Operation | Four low-power modes (Sleep, All-module Clock Stop, Software Standby, Deep Software Standby) with fast wake-up (< 1 µs from Sleep mode) |
Applications
| Industrial Uninterruptible Power Supply (UPS) | Solar Photovoltaic Inverter |
|---|---|
Use Scenario: Real-time DC-AC conversion with grid-synchronization, battery management, and fault ride-through. IC Role / Device Role / Timing Role: Primary controller executing digital PLL, MPPT, and dual-loop (voltage/current) SMPS control using DPC engine and synchronized ADC sampling. Use Value: Eliminates external DSP/FPGA by integrating 100-MHz PWM timing, 7-channel simultaneous sampling, and hardware DPC - reducing BOM cost and board area. |
Use Scenario: Grid-tied solar inverter with anti-islanding protection, reactive power control, and thermal derating. IC Role / Device Role / Timing Role: System MCU managing MPPT algorithm, isolated gate driving via complementary PWM, and IEC60730-compliant safety monitoring. Use Value: Built-in oscillation-stop detection, CRC, and A/D self-diagnostic meet Class B safety requirements without external monitors. |
| Servo Motor Drive | High-Efficiency AC-DC SMPS |
Use Scenario: Position/velocity/torque control of PMSM/BLDC motors in CNC and robotics. IC Role / Device Role / Timing Role: Real-time field-oriented control (FOC) engine using MTU3 3-phase PWM, GPT dead-time compensation, and dual S12ADB current sensing. Use Value: Simultaneous sampling of three phase currents + DC bus voltage enables accurate Clarke/Park transforms with <1 µs latency. |
Use Scenario: Digital control of resonant LLC or active-clamp forward converters with adaptive frequency modulation. IC Role / Device Role / Timing Role: Closed-loop compensator running in DPC unit; 10-bit ADC samples output voltage/current; GPT generates variable-frequency PWM. Use Value: DPC offloads 95% of PID computation from CPU, freeing RX core for communication (CAN/USB) and HMI tasks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V0 | Same package (PLQP0144KA-A), identical peripherals, but includes CAN module; R5F563TEEDFB#V0 excludes CAN | Required where CAN bus communication is needed for system-level coordination (e.g., multi-inverter clusters) | Select R5F563TEADFB#V0 if CAN 2.0B interface is mandatory; otherwise R5F563TEEDFB#V0 reduces EMI and software complexity |
| R5F563TCEDFB#V0 | 384 KB flash / 32 KB RAM vs. 512 KB / 48 KB; same peripheral set and DPC engine; identical pinout and package | Suitable for cost-sensitive designs with smaller firmware footprint and reduced RAM usage (e.g., fixed-function SMPS) | Choose R5F563TCEDFB#V0 when application code fits within 384 KB and requires only 32 KB RAM - lowers unit cost without sacrificing DPC or PWM capability |
Compared with R5F563TEADFB#V0, the R5F563TEEDFB#V0 removes CAN functionality to reduce electromagnetic emissions and simplify certification, while retaining full DPC, 100-MHz PWM, and triple-ADC capability. Against R5F563TCEDFB#V0, it delivers 33% more flash and 50% more RAM for complex control algorithms and communication stacks - making it optimal for feature-rich inverters and servo drives.
Availability
R5F563TEEDFB#V0 is available at Aetrix Electronics and suitable for industrial UPS systems, solar photovoltaic inverters, servo motor drives, and high-efficiency AC-DC SMPS requiring stable component supply, long-term lifecycle support, and IEC60730-certifiable silicon.
Supply support for R5F563TEEDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications - with deep expertise in microcontrollers, analog, and power devices.
The RX63T Group, including R5F563TEEDFB#V0, was designed specifically for digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety features (CAC, CRC, self-diagnostic ADC) to replace discrete DSP+MCU architectures.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEEDFB#V0?
The R5F563TEEDFB#V0 operates at a maximum system clock frequency of 100 MHz. Its RXv1 32-bit CPU core delivers 165 DMIPS performance at this speed, supported by a 5-stage pipeline, single-precision IEEE-754 FPU, and ultra-compact variable-length instruction set. This enables deterministic real-time execution of complex digital power control and motor algorithms within tight timing budgets.
Does the R5F563TEEDFB#V0 include a CAN interface?
No, the R5F563TEEDFB#V0 does not include a CAN module. Its part number suffix "EE" denotes the CAN-excluded variant within the RX63T Group. For designs requiring CAN 2.0B communication, the functionally identical R5F563TEADFB#V0 (same package, flash, RAM, and peripherals except CAN) is the direct alternative.
How does the Digital Power Supply Controller (DPC) unit in the R5F563TEEDFB#V0 operate?
The DPC unit in the R5F563TEEDFB#V0 is a dedicated 16-bit fixed-point calculation engine that executes compensator algorithms (e.g., PID, lead-lag) for switched-mode power supplies. It accepts raw 10-bit ADC conversion results directly, performs coefficient-multiply-accumulate operations, and outputs 16-bit duty-cycle values - all without CPU intervention, ensuring deterministic loop timing below 1 µs.
What ADC capabilities does the R5F563TEEDFB#V0 provide for motor control applications?
The R5F563TEEDFB#V0 provides three independent A/D units: two 12-bit S12ADB units (4 channels each) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to 7 channels using shared sample-and-hold circuits - essential for capturing three-phase motor currents and DC bus voltage in a single trigger event for accurate field-oriented control.
Is the R5F563TEEDFB#V0 qualified for IEC60730 Class B compliance?
Yes, the R5F563TEEDFB#V0 includes multiple hardware features required for IEC60730 Class B compliance: oscillation-stop detection, clock frequency accuracy measurement circuit (CAC), CRC calculator, independent watchdog timer (IWDT) with dedicated LOCO, and A/D converter self-diagnostic function that internally generates reference voltages (VREFL0, VREFH0×1/2, VREFH0).
R5F563TEEDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEEDFB#V0 FAQ
1.How can I place an order for R5F563TEEDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEEDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEEDFB#V0 reliable?
The price and inventory of R5F563TEEDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEEDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TEEDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEEDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEEDFB#V0?
R5F563TEEDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEEDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEEDFB#V0?
For technical support, including R5F563TEEDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEEDFB#V0 requirements.
6.How does Aetrix verify that R5F563TEEDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEEDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEEDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TEEDFB#V0?
All R5F563TEEDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEEDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEEDFB#V0 part is unused and in its original packaging.
Return procedure for R5F563TEEDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEEDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

