My Inquiry
My Account
Renesas R5F563TEEDFP#H0
- Part No.:
- R5F563TEEDFP#H0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TEEDFP#H0.pdf
- Description:
- 32BIT MCU RX63T 512K LFQFP100 -4
- Quantity:
- Payment:
- Shipping:
Inventory:3,540
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEEDFP#H0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B (ISO 11898-1 compliant), and hardware-accelerated Digital Power Supply Controller (DPC) logic - deployed in industrial inverters and switched-mode power supplies.
For engineers reviewing the R5F563TEEDFP#H0 datasheet, R5F563TEEDFP#H0 pinout, R5F563TEEDFP#H0 application, or R5F563TEEDFP#H0 equivalent, this page delivers verified specifications, package mapping to PLQP0100KB-A (100-pin LQFP, 14 × 14 mm, 0.5 mm pitch), confirmed peripheral channel counts per package, IEC60730-compliant self-diagnostic features, and validated alternative MCUs with matching DPC + dual ADC capability.
Technical Context
The R5F563TEEDFP#H0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS @ 100 MHz, and memory protection unit (MPU). Its clock system supports external crystal (4–12.5 MHz) + internal PLL, with independent domain clocks: ICLK up to 100 MHz (CPU), PCLKA up to 100 MHz (MTU3/GPT), PCLKC up to 100 MHz (10-bit ADC), and PCLKD up to 50 MHz (12-bit ADC).
It embeds dedicated hardware for digital power control: the Digital Power Supply Controller (DPC) performs fixed-point compensatory calculations using real-time 10-bit ADC measurements, while MTU3 and GPT deliver sub-312-ps PWM timing resolution and three-phase complementary PWM with automatic dead-time insertion - all without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 512 KB on-chip flash (no wait states @ 100 MHz), 48 KB SRAM, 32 KB data flash (100k erase/write cycles) |
| Analog Peripherals | Two 12-bit ADCs (4 ch × 2 units, simultaneous 7-ch sampling), one 10-bit ADC (20 ch), two 10-bit DACs |
| PWM & Timers | MTU3 (8 ch, 100 MHz), GPT (8 ch, 100 MHz, 312-ps delay resolution), CMT (4 ch), POE3 for PWM output control |
| Communication | USB 2.0 FS (12 Mbps), CAN 2.0B (32 mailboxes), 5× SCI, 2× RIIC, 2× RSPI, no external bus interface |
| Power & Temp | Single 4.0–5.5 V supply (VCC/PLLVCC), AVCC0 = 4.0–5.5 V, operating range –40°C to +85°C (D version) |
| Package | PLQP0100KB-A: 100-pin LQFP, 14 × 14 mm, 0.5 mm pitch, RoHS-compliant |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm body, 0.5 mm pitch, exposed thermal pad (EP), lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Dedicated pins for core (VCC), analog (AVCC0), USB (VCC_USB), and ground (VSS, AVSS); decoupling required per datasheet layout guidelines |
| XTAL, EXTAL | External crystal oscillator input/output | Supports 4–12.5 MHz crystal; enables high-accuracy system clock and PLL reference; optional internal LOCO fallback |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Configurable complementary PWM outputs (e.g., U/V/W phases); supports dead-time insertion, phase counting, and A/D trigger generation |
| ADTRG0–ADTRG3 | A/D conversion trigger inputs | Hardware-synchronized start signals for S12ADB and ADA converters; sourced from MTU3/GPT timers or external events |
| TXD0–RXD0, TXD1–RXD1 | SCI asynchronous serial I/O | Full-duplex UART interfaces (SCIc channels 0–1); support LIN protocol on SCId; baud rate programmable via on-chip generator |
| TXD6–RXD6 | CAN transceiver interface | CANH/CANL differential pair connection; integrated CAN controller compliant with ISO 11898-1; 32 configurable mailboxes |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | Compliant with USB 2.0 specification; supports host/function mode and OTG; requires 1.5-kΩ pull-up on USB_DP for device enumeration |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-fixed-point calculation engine for SMPS compensator algorithms; uses real-time 10-bit ADC results to compute duty-cycle updates without CPU load |
| Simultaneous 7-channel ADC sampling | Three independent ADC units (two S12ADB + one ADA) synchronized by shared trigger; enables full-phase current/voltage capture in motor control loops |
| Sub-nanosecond PWM timing resolution | GPT supports 312-ps delay adjustment on PWM rising/falling edges at 100 MHz ICLK - critical for precise gate-drive timing in SiC/GaN inverters |
| IEC60730-compliant safety functions | Integrated oscillation-stop detection, CRC calculator, self-diagnostic ADC, IWDT with dedicated LOCO, and frequency measurement circuit for functional safety certification |
| Programmable gain amplifier (PGA) | 11-step gain selection (2× to 13.33×) per 12-bit ADC channel; enables direct sensing of low-level shunt voltages without external op-amps |
Applications
| Industrial Inverter Control | Digital AC-DC SMPS |
|---|---|
|
Use Scenario: Closed-loop vector control of 3-phase PMSM/IM motors in HVAC compressors and industrial drives. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, synchronized PWM generation, and simultaneous current/voltage acquisition via dual 12-bit ADCs. Use Value: Eliminates need for external DSP + ADC + gate driver ICs; DPC offloads compensator math, freeing CPU for communication and diagnostics. |
Use Scenario: Adaptive voltage regulation in telecom rectifiers and server PSUs with dynamic load response. IC Role / Device Role / Timing Role: Primary controller executing digital PID loop, monitoring output ripple via 10-bit ADC, and adjusting PWM duty via GPT with 312-ps resolution. Use Value: Hardware DPC computes compensation in <1 µs; 20-channel 10-bit ADC enables multi-rail monitoring without multiplexing delay. |
| Onboard Charger (OBC) | Uninterruptible Power Supply (UPS) |
|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV onboard chargers with grid synchronization and battery management. IC Role / Device Role / Timing Role: Dual-role controller managing PFC stage (via MTU3 3-phase PWM) and LLC resonant converter (via GPT high-res PWM), with CAN for BMS communication. Use Value: Single-chip solution replaces discrete MCU + analog controller; integrated CAN and USB enable firmware updates and diagnostic logging over standard interfaces. |
Use Scenario: Line-interactive UPS with automatic transfer switching, battery charging, and sine-wave inverter output. IC Role / Device Role / Timing Role: System orchestrator performing AC line monitoring (12-bit ADC), battery voltage/current sensing (PGA-enhanced ADC), and pure-sine PWM generation (MTU3 + GPT). Use Value: Simultaneous 7-channel sampling captures full AC waveform + DC bus + battery parameters in one cycle; IEC60730 features satisfy UL 1778 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V0 | Same package and core specs; includes CAN module (32 mailboxes), whereas R5F563TEEDFP#H0 omits CAN | Required where CAN-based BMS or motor feedback is needed; not suitable if CAN is unused and cost reduction is priority | Select R5F563TEEDFP#H0 when CAN is unnecessary - reduces BOM cost and simplifies EMC filtering |
| R5F563TCEDFP#V0 | 384 KB flash, 32 KB RAM, same peripherals and package; lacks DPC hardware block and 12-bit ADC PGA functionality | Suitable for simpler power control without adaptive compensation or low-level current sensing | Choose R5F563TEEDFP#H0 when DPC and dual 12-bit ADC with PGA are mandatory for target topology |
Compared with R5F563TEADFP#V0, R5F563TEEDFP#H0 removes CAN to reduce cost and complexity while retaining full DPC, dual ADC, and PWM capabilities; versus R5F563TCEDFP#V0, it adds 128 KB flash, 16 KB RAM, DPC, and PGA - enabling higher-fidelity digital control loops in demanding SMPS and inverter designs.
Availability
R5F563TEEDFP#H0 is available at Aetrix Electronics and suitable for industrial inverters, digital AC-DC SMPS, onboard chargers, and uninterruptible power supplies requiring stable component supply, long-term lifecycle support, and automotive-grade reliability under extended temperature operation.
Supply support for R5F563TEEDFP#H0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TEEDFP#H0 - was designed specifically for digital power conversion and motor control, integrating hardware accelerators (DPC), precision analog (dual 12-bit ADC + PGA), and robust real-time peripherals (CAN, USB, high-res PWM) in a single chip.
FAQ
What is the operating voltage range for R5F563TEEDFP#H0?
R5F563TEEDFP#H0 operates from a single 4.0 V to 5.5 V supply on VCC and PLLVCC pins, with AVCC0 supporting 4.0 V to 5.5 V for analog circuitry. VCC_USB must be 3.0 V to 3.6 V. This 5-V product variant is rated for –40°C to +85°C ambient operation and does not support 3.3-V-only supply configurations.
Does R5F563TEEDFP#H0 include CAN interface functionality?
No, R5F563TEEDFP#H0 explicitly excludes the CAN module. Its part number suffix "EE" denotes the "CAN not included" configuration within the RX63T Group. For CAN-enabled variants, refer to R5F563TEADFP#V0 (same package, flash, and RAM but with integrated CAN 2.0B controller and 32 mailboxes).
What ADC resources are available on R5F563TEEDFP#H0?
R5F563TEEDFP#H0 provides two independent 12-bit ADC units (S12ADB), each with four channels and three sample-and-hold circuits, plus one 10-bit ADC (ADA) with 20 channels. The 12-bit ADCs support simultaneous 7-channel sampling, programmable gain amplification (11 steps), and window comparators - all essential for high-fidelity motor current sensing and power stage monitoring.
Is the Digital Power Supply Controller (DPC) present in R5F563TEEDFP#H0?
Yes, R5F563TEEDFP#H0 includes the full Digital Power Supply Controller (DPC) hardware block. This dedicated fixed-point calculation unit executes compensator algorithms (e.g., PID, Type III) using real-time 10-bit ADC measurements, delivering results directly to PWM timers - significantly reducing CPU load and jitter in digitally controlled SMPS applications.
What package type and pin count does R5F563TEEDFP#H0 use?
R5F563TEEDFP#H0 is housed in the PLQP0100KB-A package: a 100-pin LQFP with 14 mm × 14 mm body size, 0.5 mm pin pitch, and exposed thermal pad. This package supports all core peripherals - including USB, dual ADCs, GPT/MTU3 timers, and SCI - and is compatible with standard reflow soldering profiles per JEDEC J-STD-020.
R5F563TEEDFP#H0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEEDFP#H0 FAQ
1.How can I place an order for R5F563TEEDFP#H0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEEDFP#H0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEEDFP#H0 reliable?
The price and inventory of R5F563TEEDFP#H0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEEDFP#H0 is usually 5 days.
3.What payment methods are accepted for R5F563TEEDFP#H0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEEDFP#H0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEEDFP#H0?
R5F563TEEDFP#H0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEEDFP#H0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEEDFP#H0?
For technical support, including R5F563TEEDFP#H0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEEDFP#H0 requirements.
6.How does Aetrix verify that R5F563TEEDFP#H0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEEDFP#H0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEEDFP#H0 meets industry standards.
7.What is the process for return or replacement of R5F563TEEDFP#H0?
All R5F563TEEDFP#H0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEEDFP#H0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEEDFP#H0 part is unused and in its original packaging.
Return procedure for R5F563TEEDFP#H0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEEDFP#H0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
