Renesas R5F563TEEDFP#V0
- Part No.:
- R5F563TEEDFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TEEDFP#V0.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,749
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEEDFP#V0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs with three sample-and-hold circuits, a 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and hardware-accelerated digital power controller (DPC) logic - enabling real-time closed-loop control in industrial SMPS and 3-phase PMSM/BLDC drives.
For engineers reviewing the R5F563TEEDFP#V0 datasheet, R5F563TEEDFP#V0 pinout, R5F563TEEDFP#V0 application, or R5F563TEEDFP#V0 equivalent, this MCU delivers deterministic 100-MHz PWM timing (312-ps delay resolution), IEC60730-compliant self-test features (oscillation-stop detection, CRC, ADC self-diagnosis), and on-chip FPU for floating-point control law execution - critical for safety-certified digital power and motor control designs.
Technical Context
The R5F563TEEDFP#V0 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - achieving 165 DMIPS at 100 MHz. Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling synchronized 100-MHz MTU3/GPT timers and 100-MHz 10-bit ADC operation.
It supports simultaneous sampling across 7 analog channels using three ADC units, leverages hardware DPC for compensator calculations in digital SMPS, and embeds dedicated POE3 circuitry to force high-impedance on PWM outputs during fault conditions - all within a single-chip mode configuration requiring no external boot ROM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 512 KB flash (no-wait @100 MHz), 48 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC System | Two 12-bit S12ADB units (4 ch × 2, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 0.5 µs/ch @100 MHz ADCLK) |
| PWM & Timers | MTU3 (8 ch @100 MHz, 3-phase complementary + phase counting); GPT (8 ch @100 MHz, 312-ps PWM delay resolution) |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, 1× I2C/SMBus |
| Digital Power Features | Dedicated DPC unit for digital SMPS compensator calculation; IEC60730 compliance functions (CAC, CRC, IWDT, ADC self-diagnosis) |
| Package & Temp | PLQP0100KB-A (100-pin LQFP, 14×14 mm, 0.5 mm pitch); –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 mm × 14 mm body, 0.5 mm pitch, exposed thermal pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core/digital supply (2.7–3.6 V) and analog supply (3.0–3.6 V or 4.0–5.5 V); separate AVCC0/AVCC pins enable noise-isolated ADC reference |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM, dead-time insertion, and phase-counting capability - directly drive 3-phase inverter gate drivers |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Eight general PWM outputs supporting single/three-phase complementary modes with programmable delay (312 ps resolution) for precise timing alignment |
| AD00–AD19 | Analog inputs | 20-channel 10-bit ADC input (ADA) plus 8-channel 12-bit ADC inputs (S12ADB) - supports simultaneous sampling on 7 channels via three ADC units |
| DA0, DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs (0–VREF), used for reference generation, analog feedback injection, or sensor calibration signals |
| CAN_TX, CAN_RX | CAN physical layer interface | Differential transceiver pins compliant with ISO 11898-1; integrated 32-mailbox FIFO enables robust automotive/industrial network communication |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver and 2 KB on-chip RAM buffer - supports device/host/OTG modes without external PHY |
| POE0–POE12 | Port output enable control | Six dedicated POE3 input pins (POE0, POE4, POE8, POE10, POE11, POE12) trigger immediate high-Z state on MTU3/GPT outputs during overcurrent or comparator fault |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Controller (DPC) | Hardware accelerator for PID/compensator calculations in digital SMPS - uses 10-bit ADC results directly, reducing CPU load and jitter in control loops |
| IEC60730 Safety Support | On-chip CAC for clock accuracy measurement, CRC calculator, IWDT with dedicated LOCO, ADC self-diagnostic voltages (VREFL0/VREFH0×1/2/VREFH0) |
| High-Resolution PWM Timing | 312-ps PWM edge delay resolution (at 100 MHz ICLK) on GPT channels 0–3 - enables precise dead-time tuning and phase-shifted interleaving in multi-phase converters |
| Simultaneous Multi-Channel Sampling | Three independent ADC units allow concurrent sampling of up to 7 analog inputs - essential for vector control of PMSM motors requiring current/voltage synchronization |
| Robust Fault Handling | POE3 circuitry monitors comparator outputs and PWM states; triggers immediate high-Z on up to 16 waveform pins without CPU intervention - prevents shoot-through in inverter bridges |
Applications
| Industrial Digital SMPS | 3-Phase BLDC Motor Drive |
|---|---|
Use Scenario: High-efficiency 1–5 kW switched-mode power supplies with adaptive voltage regulation and remote monitoring. IC Role / Device Role / Timing Role: Main system controller executing digital PID control, managing CAN/USB communications, and performing real-time ADC acquisition and DPC-based compensator updates. Use Value: Integrated DPC unit eliminates need for external DSP/FPGA; 100-MHz PWM timing ensures <1% duty-cycle error at 100 kHz switching frequency. |
Use Scenario: Closed-loop field-oriented control (FOC) of permanent magnet synchronous motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time motor controller running FOC algorithm on RX CPU+FPU, synchronizing 3-phase PWM outputs, ADC sampling, and encoder position capture. Use Value: Simultaneous 7-channel ADC sampling captures phase currents and DC bus voltage in one cycle; MTU3 hardware generates non-overlapping 3-phase waveforms with auto-dead-time insertion. |
| Automotive Onboard Charger (OBC) | Uninterruptible Power Supply (UPS) |
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV onboard chargers compliant with ISO 15118 and SAE J1939. IC Role / Device Role / Timing Role: Primary controller handling grid synchronization, isolation monitoring, CAN diagnostics, and dual-loop (voltage/current) digital control. Use Value: Dual 12-bit ADCs with PGA support accurate current sensing across wide dynamic range; USB interface enables firmware updates and debug logging without additional tooling. |
Use Scenario: Online double-conversion UPS systems requiring seamless transfer, battery management, and harmonic mitigation. IC Role / Device Role / Timing Role: Central control unit managing rectifier/inverter stages, battery charging profiles, and communication with building management systems via CAN/SCI. Use Value: Independent watchdog (IWDT) with dedicated LOCO and oscillation-stop detection meets UL 1778 fault-safety requirements; 48 KB SRAM buffers event logs during brownout conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power and motor control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V0 | Includes CAN module (32 mailboxes); same package, flash/RAM, and DPC functionality | Required for CAN-based system communication (e.g., industrial PLC networks, automotive OBC diagnostics) | Select R5F563TEADFP#V0 when CAN bus connectivity is mandatory; otherwise R5F563TEEDFP#V0 reduces BOM cost and EMI filtering complexity |
| R5F563TCEDFP#V0 | 384 KB flash, 32 KB RAM, same peripherals and DPC; lower memory footprint | Suitable for cost-sensitive or space-constrained designs where full 512 KB flash is unused | Choose R5F563TCEDFP#V0 if firmware size remains under 384 KB and no future feature expansion is planned - retains identical timing, ADC, and PWM capabilities |
Compared with R5F563TEEDFP#V0, R5F563TEADFP#V0 adds CAN without altering PWM precision or ADC performance, while R5F563TCEDFP#V0 reduces memory capacity but preserves all real-time control features - enabling scalable design reuse across product tiers.
Availability
R5F563TEEDFP#V0 is available at Aetrix Electronics and suitable for industrial digital SMPS, 3-phase BLDC motor drives, automotive onboard chargers, and uninterruptible power supplies requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F563TEEDFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563TEEDFP#V0 - was designed specifically for digital power supply control and motor inverter applications, integrating hardware accelerators (DPC), high-resolution PWM, and IEC60730 safety features into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEEDFP#V0?
The R5F563TEEDFP#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS performance using its 32-bit RXv1 CPU core with integrated IEEE-754 single-precision floating-point unit. This enables real-time execution of complex control algorithms such as field-oriented control (FOC) and digital PID compensation without external co-processors - a key capability confirmed in the R01DS0087EJ0220 datasheet Rev.2.20.
Does the R5F563TEEDFP#V0 include CAN interface functionality?
No, the R5F563TEEDFP#V0 does not include the CAN module. It belongs to the "ED" variant family (CAN module not included), as explicitly stated in Table 1.3 of the R01DS0087EJ0220 datasheet. For CAN-enabled versions, consider R5F563TEADFP#V0 (same package and memory configuration but with 32-mailbox CAN support).
What ADC resources are available on the R5F563TEEDFP#V0?
The R5F563TEEDFP#V0 integrates two 12-bit S12ADB units (4 channels × 2, with three sample-and-hold circuits, programmable gain amplifier, and window comparators) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to 7 channels using three independent ADC units - a capability verified in Section 1.1 and Table 1.2 of the official Renesas datasheet.
What is the purpose of the Digital Power Supply Controller (DPC) in the R5F563TEEDFP#V0?
The DPC in the R5F563TEEDFP#V0 is a dedicated hardware calculation unit for digital switch-mode power supply control, implementing robust compensator algorithms (e.g., PID) using 16-bit fixed-point arithmetic. It directly consumes results from the 10-bit ADC, offloading the CPU and ensuring deterministic, jitter-free control loop execution - a feature documented in the "Digital power supply controller (DPC)" section of the R01DS0087EJ0220 datasheet.
What package type and pin count does the R5F563TEEDFP#V0 use?
The R5F563TEEDFP#V0 uses the PLQP0100KB-A package: a 100-pin LQFP with 14 mm × 14 mm body size and 0.5 mm pitch. This is confirmed in Table 1.3 (List of Products) and Package column entries for all "...EDFP" variants in the R01DS0087EJ0220 datasheet Rev.2.20.
R5F563TEEDFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEEDFP#V0 FAQ
1.How can I place an order for R5F563TEEDFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEEDFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEEDFP#V0 reliable?
The price and inventory of R5F563TEEDFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEEDFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F563TEEDFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEEDFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEEDFP#V0?
R5F563TEEDFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEEDFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEEDFP#V0?
For technical support, including R5F563TEEDFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEEDFP#V0 requirements.
6.How does Aetrix verify that R5F563TEEDFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563TEEDFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEEDFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F563TEEDFP#V0?
All R5F563TEEDFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEEDFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEEDFP#V0 part is unused and in its original packaging.
Return procedure for R5F563TEEDFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEEDFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

