Renesas R5F563TEEDFP#V1
- Part No.:
- R5F563TEEDFP#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563TEEDFP#V1.pdf
- Description:
- 32BIT MCU RX63T
- Quantity:
- Payment:

- Shipping:

Inventory:3,357
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563TEEDFP#V1 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B (ISO 11898-1 compliant), and dedicated Digital Power Supply Controller (DPC) hardware acceleration. It operates across –40°C to +85°C and targets IEC60730-compliant industrial inverters and SMPS designs.
For engineers reviewing the R5F563TEEDFP#V1 datasheet, R5F563TEEDFP#V1 pinout, R5F563TEEDFP#V1 application, or R5F563TEEDFP#V1 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), on-chip DPC unit for real-time compensator calculation, simultaneous 7-channel ADC sampling capability, and integrated CAN+USB dual-communication support in a 100-pin LQFP package.
Technical Context
The R5F563TEEDFP#V1 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling concurrent 100-MHz MTU3/GPT operation and 50-MHz peripheral bus timing.
It features two independent A/D subsystems: S12ADB (dual 12-bit units, 4 channels × 2, 1.0 µs conversion @ 50 MHz ADCLK) and ADA (10-bit, 20 channels, 0.5 µs @ 100 MHz ADCLK), both supporting software/external/timer-triggered conversion and self-diagnostic functions required for IEC60730 Class B compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 512 KB flash (no-wait @ 100 MHz), 48 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC | Dual S12ADB: 12-bit × 4 ch × 2 units; ADA: 10-bit × 20 ch; simultaneous 7-ch sampling supported |
| PWM & Timers | MTU3: 8×16-bit channels, 3-phase complementary PWM; GPT: 8×16-bit channels with 312-ps delay control |
| Communication | USB 2.0 FS (12 Mbps), CAN 2.0B (32 mailboxes), 5×SCI, 2×RIIC, 2×RSPI, no external bus |
| Power & Temp | 3.3 V or 5 V supply; –40°C to +85°C operating range; four low-power modes |
| Dedicated IP | Digital Power Supply Controller (DPC) for real-time PID/compensator calculation using ADC results |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 mm × 14 mm, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic (3.3 V or 5 V), analog (AVCC0/AVCC), USB (VCC_USB), and multiple ground pins for noise isolation |
| XTAL, EXTAL | External crystal oscillator input/output | Supports 4–12.5 MHz crystals for main clock generation with oscillation-stop detection |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output, dead-time control, and phase-counting mode |
| AD00–AD19 | Analog input channels | 20 dedicated pins for 10-bit ADC; AN000–AN007 shared with 12-bit S12ADB inputs |
| DA0, DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs referenced to VREF, usable for feedback bias or reference generation |
| TXD0–TXD4, RXD0–RXD4 | SCI serial communication | Five asynchronous/clock-synchronous SCI interfaces supporting LIN, smart-card, SPI, and I²C emulation |
| TXD12, RXD12 | SCI channel 12 | Dedicated LIN-capable SCI for automotive diagnostics and networked motor control |
| TXD6, RXD6 | CAN transceiver interface | CANH/CANL differential pair routed through internal CAN controller (ISO 11898-1 compliant) |
| USB_DP, USB_DM | USB 2.0 differential data lines | Full-speed (12 Mbps) USB device interface with integrated transceiver and 2 KB on-chip buffer RAM |
| POE0–POE4 | Port Output Enable control | Hardware fault protection for MTU3/GPT outputs-triggers high-impedance state on short-circuit or comparator fault |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine for real-time digital compensator execution using ADC inputs |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, ADC self-diagnostic, and frequency measurement circuit |
| High-Resolution PWM Timing | 312-ps PWM edge delay control (at 100 MHz ICLK) enables precise gate-drive timing for SiC/GaN power stages |
| Simultaneous Multi-ADC Sampling | Three independent ADC units allow synchronized sampling across 7 channels-critical for vector-controlled motor drives |
| Robust Fault Protection | POE3 module monitors MTU3/GPT outputs and forces high-Z state on overcurrent, short-circuit, or comparator trip events |
| Flexible Clock Domain Partitioning | Independent PCLKA (100 MHz), PCLKB (50 MHz), PCLKC (100 MHz), PCLKD (50 MHz) enable optimal timing for mixed-signal subsystems |
Applications
| Industrial Inverter Control | Switch-Mode Power Supply (SMPS) |
|---|---|
|
Use Scenario: Closed-loop field-oriented control of 3-phase AC induction or PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Main system MCU executing motor control algorithms, generating 3-phase complementary PWM via MTU3, and sampling current/voltage feedback via synchronized ADCs. Use Value: 312-ps PWM delay tuning and simultaneous 7-channel ADC sampling eliminate timing skew, enabling accurate torque ripple suppression and efficient sensorless control. |
Use Scenario: Digital control of isolated DC-DC converters and AC-DC rectifiers in telecom and server PSUs. IC Role / Device Role / Timing Role: Real-time digital compensator running on DPC unit, fed by 10-bit ADC measurements, with 100-MHz PWM output driving synchronous rectifiers. Use Value: Hardware DPC offloads PID calculations from CPU, achieving sub-microsecond loop response and eliminating need for external DSP or FPGA. |
| Automotive Body Control Module (BCM) | Home Appliance Motor Drive |
|
Use Scenario: LIN-networked body electronics including seat/mirror actuators, HVAC blower control, and lighting modules. IC Role / Device Role / Timing Role: SCI channel 12 (LIN-capable) handles diagnostic communication; GPT timers manage PWM fan speed control; CAN interface supports gateway functions. Use Value: Integrated LIN+CAN+USB allows unified firmware updates, diagnostics, and multi-bus coordination without external transceivers or protocol bridges. |
Use Scenario: Variable-speed motor control in washing machines, refrigerators, and air conditioners requiring IEC60730 Class B certification. IC Role / Device Role / Timing Role: Performs safety-critical self-tests (ADC diagnosis, clock accuracy check, memory CRC), executes motor algorithms, and manages user interface via GPIO/SCI. Use Value: On-chip IEC60730 features-including IWDT with dedicated oscillator, oscillation-stop detection, and CRC-reduce external component count and simplify certification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V1 | Same package and memory (512 KB flash/48 KB RAM), but includes CAN module; R5F563TEEDFP#V1 excludes CAN | Required where CAN bus integration is needed for motor control networks or industrial fieldbus connectivity | Select R5F563TEADFP#V1 if CAN communication is mandatory; otherwise R5F563TEEDFP#V1 reduces BOM cost and simplifies layout |
| R5F563TCEDFP#V1 | 384 KB flash / 32 KB RAM variant; identical peripheral set, package, and DPC functionality | Suitable for cost-sensitive designs with smaller firmware footprint and reduced RAM requirements | Choose R5F563TCEDFP#V1 when application code size fits within 384 KB and 32 KB RAM suffices-same timing/performance characteristics |
Compared with R5F563TEEDFP#V1, R5F563TEADFP#V1 adds CAN while maintaining identical PWM precision, ADC capability, and DPC acceleration; R5F563TCEDFP#V1 retains all key control features at lower memory density, enabling scalable firmware deployment across product tiers.
Availability
R5F563TEEDFP#V1 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, and home appliance control systems requiring stable component supply, long-term lifecycle support, and IEC60730-certifiable silicon.
Supply support for R5F563TEEDFP#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RX63T Group-including R5F563TEEDFP#V1-is designed specifically for high-performance digital power conversion and real-time motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety features aligned with IEC60730 Class B requirements.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563TEEDFP#V1?
The R5F563TEEDFP#V1 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS performance using the RXv1 32-bit CPU core. It includes a single-precision IEEE-754 floating-point unit, 32-bit multiplier (1-cycle execution), and divider (2-cycle execution), enabling deterministic real-time control loops essential for digital power and motor applications.
Does the R5F563TEEDFP#V1 include CAN interface functionality?
No, the R5F563TEEDFP#V1 does not include the CAN module. It belongs to the "ED" variant family (e.g., R5F563TEEDFP#V1), which explicitly omits CAN per Renesas' part numbering scheme. For CAN support, select the "AD" variant such as R5F563TEADFP#V1, which shares identical package, memory, and peripheral configuration except for CAN inclusion.
What ADC resources are available on the R5F563TEEDFP#V1 for motor current sensing?
The R5F563TEEDFP#V1 provides three ADC subsystems ideal for motor current sensing: dual S12ADB units (12-bit, 4 channels × 2, with sample-and-hold and programmable gain amplifiers) and one ADA unit (10-bit, 20 channels). It supports simultaneous sampling across up to 7 channels-enabling synchronized phase-current and DC-link voltage acquisition critical for FOC algorithms.
How does the Digital Power Supply Controller (DPC) in the R5F563TEEDFP#V1 improve SMPS design?
The DPC in the R5F563TEEDFP#V1 is a dedicated hardware accelerator that performs real-time 16-bit fixed-point compensator calculations (e.g., PID, Type II/III) using ADC inputs. It operates independently of the CPU, reducing loop latency to sub-microsecond levels and eliminating software overhead-enabling stable, high-bandwidth digital control of GaN/SiC-based SMPS without external DSPs.
What package type and pin count does the R5F563TEEDFP#V1 use?
The R5F563TEEDFP#V1 uses the PLQP0100KB-A package: a 100-pin LQFP measuring 14 mm × 14 mm with 0.5 mm pitch and an exposed thermal pad. This package supports 57 GPIOs, including 21 inputs and 16 open-drain outputs, and is rated for operation from –40°C to +85°C.
R5F563TEEDFP#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX63T
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 57
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x10b, 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563TEEDFP#V1 FAQ
1.How can I place an order for R5F563TEEDFP#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563TEEDFP#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563TEEDFP#V1 reliable?
The price and inventory of R5F563TEEDFP#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563TEEDFP#V1 is usually 5 days.
3.What payment methods are accepted for R5F563TEEDFP#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563TEEDFP#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563TEEDFP#V1?
R5F563TEEDFP#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563TEEDFP#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563TEEDFP#V1?
For technical support, including R5F563TEEDFP#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563TEEDFP#V1 requirements.
6.How does Aetrix verify that R5F563TEEDFP#V1 is sourced from the original manufacturer or authorized distributors?
All R5F563TEEDFP#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563TEEDFP#V1 meets industry standards.
7.What is the process for return or replacement of R5F563TEEDFP#V1?
All R5F563TEEDFP#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563TEEDFP#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563TEEDFP#V1 part is unused and in its original packaging.
Return procedure for R5F563TEEDFP#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563TEEDFP#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

