Renesas R5F564MFCGFP#H1
- Part No.:
- R5F564MFCGFP#H1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F564MFCGFP#H1.pdf
- Description:
- 32BIT MCU RX64M 2MB LFQFP100 -40
- Quantity:
- Payment:

- Shipping:

Inventory:4,247
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MFCGFP#H1 from Renesas is a 32-bit RXv2 core microcontroller operating at up to 120 MHz (240 DMIPS), featuring 4 MB on-chip code flash, 512 KB SRAM, IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging support, CAN v2.0B (3 channels), and integrated 12-bit A/D and D/A converters. It targets industrial automation controllers requiring real-time deterministic I/O, secure firmware updates, and multi-protocol connectivity.
For engineers reviewing the R5F564MFCGFP#H1 datasheet, R5F564MFCGFP#H1 pinout, R5F564MFCGFP#H1 application, or R5F564MFCGFP#H1 equivalent, key selection considerations include its 176-pin LFBGA package (PLQP0176KB-A), -40°C to +105°C G-grade temperature rating, dual Ethernet with PTP hardware timestamping, USBA module with 8.5 KB buffer, and support for IEC 60730 safety-critical diagnostics including CRC, oscillation-stop detection, and A/D self-test.
Technical Context
The R5F564MFCGFP#H1 implements the RXv2 CPU core with single-precision IEEE-754 FPU, two MAC units, and 32-bit multiplier (1-cycle) plus divider (2-cycle). Its memory subsystem includes 4 MB zero-wait-state flash, 512 KB SRAM, 32 KB ECC-protected RAM, and 64 KB data flash rated for 100,000 erase/write cycles.
Peripherals are clocked across four domains: ICLK (up to 120 MHz for CPU), PCLKA (120 MHz for ETHERC/USBA/AES), PCLKB (60 MHz for timers/I2C/SCI), and PCLKC/PCLKD (60 MHz for dual 12-bit S12ADC units). The device integrates dual Ethernet MACs with EPTPC (IEEE 1588 v2), USBA with battery charging, and three independent CAN modules-each with 32 mailboxes and ISO 11898-1 compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Max Operating Frequency | 120 MHz system clock (ICLK); enables real-time deterministic execution in motion control loops |
| Memory | 4 MB code flash (no wait states), 512 KB SRAM, 32 KB ECC RAM, 64 KB data flash (100k cycles) |
| Connectivity | Dual IEEE 1588 Ethernet MAC, USBA with battery charging (8.5 KB buffer), 3× CAN, 9× SCI, 4× SCIFA, 2× RIIC |
| Analog Peripherals | Two 12-bit S12ADC units (8+21 channels), 2× R12DA channels, on-chip temperature sensor (±1°C) |
| Package & Temp | 176-pin LFBGA (PLQP0176KB-A, 24×24 mm, 0.5 mm pitch), industrial grade (-40°C to +105°C) |
| Safety Features | IEC 60730 support: CRC engine, oscillation-stop detection, A/D self-diagnostic, register write protection |
Pinout & Package
Package: PLQP0176KB-A - 176-pin Low-Profile Fine-Pitch Ball Grid Array, 24 mm × 24 mm, 0.5 mm pitch, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Single 2.7–3.6 V supply domain; AVCC0/AVCC1 power analog peripherals and ADC/DAC reference |
| RES# | Active-low reset input | Asynchronous hardware reset; initiates full system initialization and register clearing |
| XTAL / EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external crystal; enables precise timing for Ethernet PTP and RTC synchronization |
| MD0–MD2 | Mode setting pins | Configure boot mode (SCI/USB/user), single-chip vs extended mode, and endian selection at power-on |
| ETXD0–ETXD3 / ETXCK / ETXEN / ERXD0–ERXD3 / ERXDV / ERXCK | Ethernet MII interface signals | Direct connection to external PHY; supports 10/100 Mbps full/half-duplex with IEEE 802.3x flow control |
| USBDP / USBDM | USB 2.0 full-speed differential pair | Integrated transceiver for USBA module; supports host/function/OTG with battery charging negotiation |
| TXDn / RXDn (SCIg/h) | Serial communication interfaces | 9 configurable SCI channels supporting asynchronous, SPI-like, I²C-like, and LIN protocols |
| AD00–AD28 | Analog input channels | 29 total A/D inputs across two units (S12AD0: 8 ch, S12AD1: 21 ch); each channel supports programmable sampling time |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Hardware Timestamping | EPTPC block synchronizes Ethernet frame timestamps to sub-microsecond accuracy without CPU overhead |
| Dual Ethernet MAC with Cut-Through | Enables deterministic inter-controller communication and real-time packet forwarding between two ports |
| USBA with Battery Charging Support | Integrated BC1.2-compliant charging detection and negotiation; eliminates need for external charger IC |
| IEC 60730 Safety Diagnostics | On-chip CRC unit, oscillator stop detection, A/D self-test, and register lock bits meet Class B requirements |
| Event Link Controller (ELC) | 119 internal event sources routed without CPU intervention-e.g., TPU output triggers A/D conversion |
| Secure Firmware Updates | AES-128/192/256 and SHA-224/256 engines enable authenticated, encrypted OTA image validation |
Applications
| Industrial PLC Controller | Energy Metering Gateway |
|---|---|
Use Scenario: Central controller in DIN-rail mounted PLC handling I/O expansion, motion profiling, and HMI communication over EtherCAT or Modbus TCP. IC Role / Device Role / Timing Role: Real-time deterministic master CPU executing control logic, managing dual Ethernet for fieldbus and IT network separation, and coordinating CAN-based I/O modules. Use Value: 120 MHz RXv2 core with 240 DMIPS ensures sub-100 µs cycle times; dual Ethernet with PTP enables synchronized sampling across distributed I/O nodes. |
Use Scenario: Smart grid gateway aggregating data from multiple smart meters via RS485 (SCI) and RF mesh (CAN), then transmitting to utility cloud via Ethernet or cellular modem. IC Role / Device Role / Timing Role: Secure edge node performing AES-encrypted data packaging, IEEE 1588-synchronized timestamping of energy events, and failover routing between Ethernet and USB-hosted cellular interface. Use Value: Integrated USBA with battery charging powers backup modem during mains failure; 64 KB data flash stores firmware rollback images and meter logs. |
| Building Automation BMS | Medical Diagnostic Interface |
Use Scenario: HVAC controller integrating temperature sensors (on-chip), analog valve actuators (R12DA), and BACnet/IP over Ethernet while monitoring fire alarm status via CAN bus. IC Role / Device Role / Timing Role: Multi-protocol convergence hub with simultaneous Ethernet (BACnet), CAN (fire panel), and SCIFA (RS485 HVAC drives). Use Value: 12-bit A/D with disconnection detection prevents false temperature readings; 32 KB ECC RAM safeguards critical control state during voltage dips. |
Use Scenario: Portable ultrasound front-end interface board acquiring analog echo signals, digitizing via external ADC, and streaming processed frames to tablet via USB 2.0. IC Role / Device Role / Timing Role: High-throughput data mover using EXDMAC and DTC to offload CPU from DMA management, while USBA handles bulk transfers at 12 Mbps. Use Value: 8.5 KB USB buffer minimizes host polling latency; SSI and SRC blocks support real-time audio feedback and sample rate conversion for speaker/headphone output. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP#30 | Same RX66T family but optimized for motor control: higher PWM resolution (GPT with 32-bit counter), no Ethernet, added encoder interface | Better suited for servo/inverter drives; lacks dual Ethernet and USBA required for networked gateways | Select R5F564MFCGFP#H1 when Ethernet PTP, USB battery charging, or dual CAN are mandatory; choose R5F566TEADFP#30 for high-fidelity motor phase control only |
| STM32H743VI | ARM Cortex-M7 @ 480 MHz, 2 MB flash, 1 MB RAM, single Ethernet MAC, no built-in USB BC1.2, no IEC 60730-certified diagnostics | Higher raw compute but requires external PHY, USB charger IC, and custom safety library implementation | R5F564MFCGFP#H1 reduces BOM count and certification effort for safety-critical industrial gateways where out-of-box compliance is essential |
Compared with R5F566TEADFP#30 and STM32H743VI, the R5F564MFCGFP#H1 delivers unique integration of dual IEEE 1588 Ethernet, USBA with battery charging, and factory-validated IEC 60730 diagnostics-enabling faster time-to-certification for networked industrial controllers without external support ICs.
Availability
R5F564MFCGFP#H1 is available at Aetrix Electronics and suitable for industrial automation controllers, smart grid gateways, building management systems, and medical diagnostic interfaces requiring stable component supply across extended product lifecycles.
Supply support for R5F564MFCGFP#H1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and infrastructure markets.
The RX64M Group-including R5F564MFCGFP#H1-is designed for real-time industrial control applications demanding deterministic Ethernet, functional safety compliance, and multi-protocol connectivity in a single chip.
FAQ
What is the maximum operating frequency and CPU performance of the R5F564MFCGFP#H1?
The R5F564MFCGFP#H1 operates at a maximum system clock frequency of 120 MHz and delivers 240 DMIPS of processing performance using the RXv2 CPU core. Its single-precision IEEE-754 floating-point unit, dual MAC units, and 32-bit multiplier (1-cycle execution) make it suitable for real-time control algorithms requiring high computational throughput without external coprocessors. This performance level is confirmed in the official Renesas datasheet R01DS0173EJ0120 Rev.1.20.
Does the R5F564MFCGFP#H1 support IEEE 1588 Precision Time Protocol?
Yes, the R5F564MFCGFP#H1 includes a dedicated EPTPC (Ethernet PTP Controller) block compliant with IEEE 1588-2008 (v2), enabling hardware timestamping of Ethernet frames with sub-microsecond accuracy. This feature is implemented alongside dual Ethernet MACs and requires no CPU intervention, making the R5F564MFCGFP#H1 ideal for time-synchronized industrial networks such as those used in power substations or motion control systems.
What USB capabilities does the R5F564MFCGFP#H1 provide?
The R5F564MFCGFP#H1 integrates a full-speed USB 2.0 host/function module with battery charging (USBA), supporting BC1.2-compliant charging detection and negotiation. It features an 8.5 KB on-chip RAM buffer and operates in host, function, or OTG modes. Unlike the standard USBb module, USBA is only available on 176- and 177-pin RX64M variants like the R5F564MFCGFP#H1-making it uniquely suited for embedded gateways that must power peripheral devices during mains failure.
How many CAN interfaces does the R5F564MFCGFP#H1 support, and what protocol versions are implemented?
The R5F564MFCGFP#H1 supports three independent CAN modules compliant with ISO 11898-1 (Classical CAN), each with 32 configurable mailboxes and support for both standard (11-bit) and extended (29-bit) identifier frames. These modules operate independently and can be used simultaneously-for example, one for fieldbus communication, one for safety subsystem messaging, and one for diagnostic access-without resource contention, as confirmed in Table 1.2 of the R01DS0173EJ0120 datasheet.
What safety certifications and built-in diagnostics does the R5F564MFCGFP#H1 offer for industrial applications?
The R5F564MFCGFP#H1 includes hardware-level features aligned with IEC 60730 Class B requirements: oscillation-stoppage detection, on-chip CRC calculation engine, self-diagnostic function for the 12-bit A/D converter, register write protection, and voltage-monitoring reset circuits. These are factory-tested and documented in the Renesas Functional Safety Manual R01UM0079EJ0100, enabling certified implementations in industrial controllers without requiring external safety monitors.
R5F564MFCGFP#H1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX64M
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MFCGFP#H1 FAQ
1.How can I place an order for R5F564MFCGFP#H1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MFCGFP#H1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MFCGFP#H1 reliable?
The price and inventory of R5F564MFCGFP#H1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MFCGFP#H1 is usually 5 days.
3.What payment methods are accepted for R5F564MFCGFP#H1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MFCGFP#H1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MFCGFP#H1?
R5F564MFCGFP#H1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MFCGFP#H1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MFCGFP#H1?
For technical support, including R5F564MFCGFP#H1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MFCGFP#H1 requirements.
6.How does Aetrix verify that R5F564MFCGFP#H1 is sourced from the original manufacturer or authorized distributors?
All R5F564MFCGFP#H1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MFCGFP#H1 meets industry standards.
7.What is the process for return or replacement of R5F564MFCGFP#H1?
All R5F564MFCGFP#H1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MFCGFP#H1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MFCGFP#H1 part is unused and in its original packaging.
Return procedure for R5F564MFCGFP#H1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MFCGFP#H1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

