Renesas R5F564MFDGFB#V1
- Part No.:
- R5F564MFDGFB#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F564MFDGFB#V1.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,905
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MFDGFB#V1 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with integrated FPU, 4 MB code flash, 512 KB SRAM, IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging, CAN (3 channels), and 12-bit A/D (29 total channels). It targets industrial automation controllers requiring real-time deterministic I/O, secure firmware execution, and multi-protocol connectivity.
For engineers reviewing the R5F564MFDGFB#V1 datasheet, R5F564MFDGFB#V1 pinout, R5F564MFDGFB#V1 application, or R5F564MFDGFB#V1 equivalent, key selection criteria include its 177-pin TFLGA package, -40°C to +105°C operating range, dual-channel IEEE 1588 PTP support, on-chip AES/SHA encryption, and 32 KB ECC-protected RAM for safety-critical runtime integrity.
Technical Context
The R5F564MFDGFB#V1 implements the RXv2 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates two independent Ethernet MACs with dedicated EPTPC hardware for IEEE 1588 timestamping and EDMAC DMA channels-critical for time-sensitive networking in PLCs and motion controllers.
Its clock system combines external crystal oscillators (8–24 MHz), internal HOCO/LOCO sources, and PLL-based frequency synthesis to drive ICLK at 120 MHz while independently configuring PCLKA (120 MHz), PCLKB (60 MHz), and ADCLK (60 MHz) for peripheral timing isolation. The device supports IEC 60730 Class B compliance via oscillation-stop detection, CRC engines, IWDTa with window function, and A/D self-diagnostic features.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 240 DMIPS @ 120 MHz, IEEE-754 single-precision FPU |
| Memory | 4 MB code flash (no wait states @ 120 MHz), 64 KB data flash (100k erase cycles), 512 KB SRAM, 32 KB ECC RAM |
| Operating Range | -40°C to +105°C (G-version), single 2.7–3.6 V supply, 0.3 mA/MHz typical active current |
| Connectivity | Dual IEEE 1588 Ethernet MAC (MII/RMII), USB 2.0 FS with battery charging (USBA), 3× CAN (ISO 11898-1), 9× SCI, 4× SCIFA, 2× RIIC, QSPI, SDHI |
| Analog Peripherals | Two 12-bit S12ADC units (8 + 21 channels, 0.48 µs conversion), 2× R12DA (12-bit), on-die temperature sensor (±1°C) |
| Security & Safety | AES-128/192/256, DES/TDES, SHA-1/224/256, HMAC, MPU, register write protection, IEC 60730 diagnostic functions |
| Package | TFLGA-177 (8 mm × 8 mm, 0.5 mm pitch), 127 general-purpose I/O pins (19× 5-V tolerant) |
Pinout & Package
Package: TFLGA-177 (8 mm × 8 mm, 0.5 mm pitch), lead-free, RoHS-compliant, G-version (-40°C to +105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | Separate 2.7–3.6 V domains enable noise isolation between digital logic and ADC/DAC circuits |
| VBATT | Battery backup input | Supplies RTC during main power loss; enables calendar/timekeeping in deep software standby mode |
| XTAL / EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external crystals for high-accuracy system clock and IEEE 1588 timebase synchronization |
| ETXD0–7 / ETXCK / ERXD0–7 / ERXCK | Ethernet PHY interface (MII) | Direct connection to external Ethernet PHY without level-shifting; supports 10/100 Mbps full/half-duplex |
| USBDP / USBDM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host/function/OTG with battery charging detection |
| TXDn / RXDn (SCIg/h) | Asynchronous serial interface | Configurable baud rate generator, 16-byte FIFO, LIN/UART/Smart Card modes-ideal for industrial fieldbus gateways |
Key Features
| Feature | Design Value |
|---|---|
| Dual IEEE 1588 Ethernet MAC + EPTPC | Hardware-accelerated PTP timestamping with sub-microsecond accuracy for deterministic industrial Ethernet (PROFINET IRT, EtherCAT slave) |
| On-chip AES/SHA crypto engine | Accelerates firmware signature verification, secure boot, and encrypted communication without CPU overhead or external security IC |
| IEC 60730 Class B support suite | Includes oscillation-stop detection, CRC calculation unit, IWDTa with window function, A/D self-test, and register lock bits for functional safety certification |
| Flexible clock domain partitioning | Independent ICLK (120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), ADCLK (60 MHz), and BCLK (60 MHz) enable precise timing isolation across real-time, analog, and bus subsystems |
| Event Link Controller (ELC) | 119 internal event signals routed without CPU intervention-enables hardware-triggered A/D sampling, PWM updates, and GPIO toggling for jitter-free control loops |
Applications
| Industrial PLC Controller | Energy Metering Gateway |
|---|---|
|
Use Scenario: Central controller in modular PLC systems managing I/O expansion, motion control, and HMI communication over multiple fieldbuses. IC Role / Device Role / Timing Role: Real-time deterministic master processor executing ladder logic, synchronizing servo drives via EtherCAT/PROFINET, and handling secure OTA updates. Use Value: Dual IEEE 1588 Ethernet enables sub-1 µs inter-device synchronization; 32 KB ECC RAM ensures runtime memory integrity during extended operation. |
Use Scenario: Smart grid gateway aggregating data from AMI meters, photovoltaic inverters, and EV chargers using Modbus, DLMS, and MQTT protocols. IC Role / Device Role / Timing Role: Secure protocol translation hub with hardware crypto acceleration, isolated analog front-end for voltage/current sensing, and time-stamped event logging. Use Value: On-chip AES/SHA secures firmware and metering data; 12-bit dual A/D with self-diagnostic meets IEC 62053 accuracy requirements. |
| Factory Automation HMI | Medical Diagnostic Interface |
|
Use Scenario: Touch-enabled human-machine interface for CNC machines and packaging lines requiring local UI rendering and remote supervisory control. IC Role / Device Role / Timing Role: Graphics-capable MCU driving parallel RGB LCD, processing touch inputs, and communicating with controllers via CAN and Ethernet. Use Value: 512 KB SRAM supports frame buffer and GUI assets; 127 GPIOs simplify custom button/LED matrix integration without external expanders. |
Use Scenario: Patient monitoring device interface module acquiring ECG, SpO₂, and temperature data while transmitting securely to cloud platforms. IC Role / Device Role / Timing Role: Safety-certified data acquisition node with medical-grade analog front-end, encrypted wireless upload, and low-power standby. Use Value: IEC 60730 diagnostics validate A/D functionality before each measurement; VBATT-backed RTC maintains audit trail timestamps during power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEDDFB#V0 | Same RX65N Group, 144-pin LFBGA, 2 MB flash, no USBA (battery charging), single Ethernet MAC | Suitable for cost-sensitive HMI or gateway designs where dual Ethernet and USB charging are unnecessary | Select when footprint and BOM cost reduction outweigh need for dual Ethernet or battery-aware USB host capability |
| R5F572MDHDFB#V0 | RX72M Group, 176-pin LFBGA, 120 MHz, 4 MB flash, dual Ethernet, but adds 2D graphics accelerator and MIPI DSI output | Targeted at high-resolution display applications requiring GPU offload and video interface, not pure control | Choose only if display rendering performance justifies higher price and larger die size; otherwise R5F564MFDGFB#V1 offers superior control-per-watt |
Compared with R5F564MFDGFB#V1, the R5F565NEDDFB#V0 reduces pin count and peripheral set for lower-cost deployments, while the R5F572MDHDFB#V0 trades deterministic real-time control headroom for graphics acceleration-making R5F564MFDGFB#V1 optimal for latency-critical industrial control where every CPU cycle must be predictable.
Availability
R5F564MFDGFB#V1 is available at Aetrix Electronics and suitable for industrial PLC controllers, energy metering gateways, factory HMI terminals, and medical diagnostic interfaces requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability under extended temperature stress.
Supply support for R5F564MFDGFB#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX64M Group-including R5F564MFDGFB#V1-is engineered for real-time industrial control applications demanding deterministic Ethernet, functional safety compliance, and secure firmware execution in harsh thermal environments.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F564MFDGFB#V1?
The R5F564MFDGFB#V1 operates at a maximum frequency of 120 MHz using the 32-bit RXv2 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions. It delivers 240 DMIPS and includes a single-precision IEEE-754 floating-point unit. This architecture enables ultra-compact code density and deterministic interrupt response critical for industrial real-time control tasks executed by the R5F564MFDGFB#V1.
Does the R5F564MFDGFB#V1 support IEEE 1588 Precision Time Protocol?
Yes, the R5F564MFDGFB#V1 integrates two IEEE 1588-compliant Ethernet MACs with a dedicated EPTPC (Precision Time Protocol Controller) block that provides hardware timestamping with sub-microsecond accuracy. This enables precise time synchronization for industrial Ethernet protocols like PROFINET IRT and EtherCAT, making the R5F564MFDGFB#V1 suitable for time-critical motion control and distributed I/O systems.
What security features does the R5F564MFDGFB#V1 include for firmware protection?
The R5F564MFDGFB#V1 includes AES-128/192/256, DES/TDES, and SHA-1/224/256 cryptographic accelerators, a memory protection unit (MPU), trusted memory (TM) blocks protecting flash sectors 8–9, and register write-protection bits. These features collectively enable secure boot, encrypted firmware updates, and runtime integrity checking-essential for meeting IEC 62443 and UL 60730 requirements in the R5F564MFDGFB#V1.
How many analog-to-digital converter channels does the R5F564MFDGFB#V1 provide?
The R5F564MFDGFB#V1 integrates two independent 12-bit S12ADC units: Unit 0 offers 8 channels with channel-dedicated sample-and-hold, and Unit 1 provides 21 channels. Both support 8-/10-/12-bit resolution, conversion times as fast as 0.42 µs (8-bit), and self-diagnostic functions including internal reference voltage generation-ensuring reliable signal acquisition across industrial and medical applications using the R5F564MFDGFB#V1.
What is the package type and temperature grade of the R5F564MFDGFB#V1?
The R5F564MFDGFB#V1 uses a 177-pin TFLGA package (8 mm × 8 mm, 0.5 mm pitch) and is rated for the G-version industrial temperature range of –40°C to +105°C. Its 127 general-purpose I/O pins include 19 with 5-V tolerance, supporting direct interfacing with legacy industrial sensors and actuators without level-shifting circuitry-key for robust deployment of the R5F564MFDGFB#V1 in factory-floor environments.
R5F564MFDGFB#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MFDGFB#V1 FAQ
1.How can I place an order for R5F564MFDGFB#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MFDGFB#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MFDGFB#V1 reliable?
The price and inventory of R5F564MFDGFB#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MFDGFB#V1 is usually 5 days.
3.What payment methods are accepted for R5F564MFDGFB#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MFDGFB#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MFDGFB#V1?
R5F564MFDGFB#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MFDGFB#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MFDGFB#V1?
For technical support, including R5F564MFDGFB#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MFDGFB#V1 requirements.
6.How does Aetrix verify that R5F564MFDGFB#V1 is sourced from the original manufacturer or authorized distributors?
All R5F564MFDGFB#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MFDGFB#V1 meets industry standards.
7.What is the process for return or replacement of R5F564MFDGFB#V1?
All R5F564MFDGFB#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MFDGFB#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MFDGFB#V1 part is unused and in its original packaging.
Return procedure for R5F564MFDGFB#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MFDGFB#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

