My Inquiry
My Account
Renesas R5F564MFHDLK#21
- Part No.:
- R5F564MFHDLK#21
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F564MFHDLK#21.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 145TFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MFHDLK#21 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with integrated FPU, 4 MB code flash, 512 KB SRAM, IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging, CAN, SD host interface, and hardware AES/SHA encryption - designed for industrial networking, gateway, and real-time control applications requiring deterministic timing and secure connectivity.
For engineers reviewing the R5F564MFHDLK#21 datasheet, R5F564MFHDLK#21 pinout, R5F564MFHDLK#21 application, or R5F564MFHDLK#21 equivalent, key selection considerations include its 177-pin TFLGA package (8 × 8 mm), dual Ethernet + PTP support, 12-bit dual A/D with self-diagnostic, 2-channel D/A, RTC with battery backup, and IEC60730 safety features for certified embedded systems.
Technical Context
The R5F564MFHDLK#21 implements the RXv2 CPU core with 240 DMIPS at 120 MHz, single-precision IEEE-754 FPU, and dual multiply-accumulate units. It integrates two independent Ethernet MACs with EPTPC (IEEE 1588 v2) and EDMAC controllers, supporting MII/RMII and cut-through forwarding between channels.
Its clock system combines external crystal (8–24 MHz), internal HOCO/LOCO oscillators, and PLL to generate independent domain clocks: ICLK up to 120 MHz, PCLKA up to 120 MHz (for ETHERC/USBA/AES), PCLKB up to 60 MHz (for timers/ADC), and dedicated IWDT clock. The device supports four low-power modes and includes MPU, ECC-protected RAM, and trusted memory protection for blocks 8–9.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture, 120 MHz max, 240 DMIPS, IEEE-754 FPU, 2× MAC units |
| Memory | 4 MB code flash (no-wait @120 MHz), 64 KB data flash (100k write cycles), 512 KB SRAM (no-wait), 32 KB ECC RAM, 8 KB standby RAM |
| Connectivity | Dual IEEE 1588-compliant Ethernet MAC + EPTPC, USBA (full-speed USB 2.0 + battery charging), 3× CAN, 9× SCI, 4× SCIFA, 2× RIIC, QSPI, SDHI |
| Analog | Two 12-bit S12ADC units (8 + 21 ch), 2× R12DA (12-bit), on-chip temperature sensor (±1°C), self-diagnostic A/D |
| Security & Safety | Hardware AES-128/192/256, DES/TDES, SHA-1/224/256, HMAC, CRC, oscillation-stop detection, register write protection |
| Package & Temp | TFLGA-177 (PTLG0177KA-A, 8 × 8 mm, 0.5-mm pitch), –40°C to +105°C (G-version) |
Pinout & Package
Package: PTLG0177KA-A - 177-pin Thin Fine-Pitch Land Grid Array (TFLGA), 8 mm × 8 mm, 0.5 mm pitch, 0.8 mm height, lead-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Core/analog power domains (2.7–3.6 V); separate AVCC pins enable noise-isolated analog operation |
| VBATT | Battery backup supply | Provides power to RTC during main supply loss; enables calendar/timekeeping in deep software standby |
| XTAL / EXTAL | Main crystal oscillator terminals | Support 8–24 MHz external crystal for high-accuracy system clock and IEEE 1588 timebase |
| ETXD0–7 / ETXCK / ERXD0–7 / ERXCK | Ethernet PHY interface | Dual MII/RMII-capable 8-bit parallel data + clock lines per channel; supports simultaneous dual-port operation |
| USBDP / USBDM | USB 2.0 differential pair | Full-speed (12 Mbps) USB transceiver I/O; integrated pull-ups eliminate external components for device mode |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART interface for debug, bootloader, or host communication; supports LIN and smart-card modes |
| AD00–AD20 | Analog input channels | 21-channel A/D input for unit 1; supports programmable sampling time, window comparison, and disconnection detection |
| DA0 / DA1 | Digital-to-analog outputs | 12-bit voltage outputs; selectable amplifier-buffered (0.2–AVCC1−0.2 V) or direct (0–AVCC1 V) drive |
Key Features
| Feature | Design Value |
|---|---|
| Dual IEEE 1588 Ethernet with EPTPC | Hardware timestamping, PTP event/message handling, and sub-microsecond synchronization accuracy for industrial time-sensitive networking |
| USBA with battery charging | Integrated USB 2.0 FS transceiver + 8.5 KB buffer supports BC1.2-compliant charging detection and enumeration without external PHY |
| IEC60730 Class B compliance support | On-chip oscillation-stop detection, CRC engine, IWDT windowing, A/D self-test, and register lock bits reduce certification effort for safety-critical firmware |
| Event Link Controller (ELC) | 119 internal event signals routed without CPU intervention - e.g., TPU trigger → A/D conversion → DMA transfer → interrupt |
| Trusted Memory Protection | Code flash blocks 8 and 9 are read-protected via TM function, preventing unauthorized extraction of secure boot or cryptographic keys |
Applications
| Industrial Ethernet Gateway | Secure Edge Controller |
|---|---|
Use Scenario: Aggregating Modbus TCP, CANopen, and EtherNet/IP traffic across factory floor devices into a unified OPC UA server. IC Role / Device Role / Timing Role: Dual Ethernet MAC handles concurrent upstream/downstream traffic; EPTPC synchronizes timestamps across protocols; GPT/MTU3 generates precise PWM for motion control co-processing. Use Value: Eliminates external switch/FPGA by integrating dual 100BASE-TX PHY interface logic and deterministic PTP stack acceleration. | Use Scenario: Programmable logic controller (PLC) module performing real-time I/O scanning, safety monitoring, and encrypted firmware updates over TLS. IC Role / Device Role / Timing Role: RXv2 core executes IEC 61131-3 runtime; hardware AES/SHA secures OTA updates; IWDT+LVD ensures fail-safe shutdown on voltage anomaly. Use Value: Reduces BOM cost by consolidating crypto, safety diagnostics, and dual-fieldbus connectivity into one SoC-grade MCU. |
| Energy Management Hub | Medical Data Concentrator |
Use Scenario: Smart metering gateway collecting data from RS485-connected meters, Zigbee sub-GHz sensors, and SD card-based logging. IC Role / Device Role / Timing Role: SCIFA + RIIC + QSPI manage legacy and modern peripherals; SDHI enables local storage; RTC with VBATT maintains time across outages. Use Value: Single-chip solution replaces discrete UART expanders, SPI flash controllers, and real-time clock ICs while meeting IEC 62056 compliance timing requirements. | Use Scenario: Portable patient monitor aggregating ECG, SpO₂, and temperature streams via analog front-end and USB HID interface to clinical tablets. IC Role / Device Role / Timing Role: Dual S12ADC acquires 21-channel biomedical signals; R12DA drives calibration references; USBA provides plug-and-play HID class enumeration. Use Value: On-chip ECC RAM and A/D self-test satisfy IEC 62304 SW safety requirements; 120 MHz core enables real-time FFT-based arrhythmia detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F564MLHDLK#21 | Same RX64M family, identical 177-pin TFLGA package and peripheral set, but with 2 MB code flash (vs. 4 MB) | Suitable for cost-sensitive designs where firmware footprint < 2 MB eliminates need for larger flash | Select when application code size fits within 2 MB and budget constraints outweigh future scalability needs |
| R5F565NEDDFP#30 | RX65N group part in 144-pin LQFP; adds TrustZone-based secure boot and 100 Mbps Ethernet only (single port), no PTP/EPTPC | Targets security-first applications (e.g., IoT edge node) where tamper resistance > precision time sync | Choose when hardware root-of-trust and secure firmware update are mandatory, and dual Ethernet/PTP is unnecessary |
Compared with R5F564MFHDLK#21, R5F564MLHDLK#21 offers identical performance and interfaces at lower flash capacity and cost, while R5F565NEDDFP#30 trades PTP-enabled dual Ethernet for Arm TrustZone security - making the R5F564MFHDLK#21 optimal for time-critical industrial gateways requiring both bandwidth and sub-microsecond synchronization.
Availability
R5F564MFHDLK#21 is available at Aetrix Electronics and suitable for industrial gateways, energy management hubs, secure edge controllers, and medical data concentrators requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F564MFHDLK#21 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT markets.
The RX64M Group - including R5F564MFHDLK#21 - was engineered for real-time industrial connectivity, integrating dual Ethernet with IEEE 1588, secure USB charging, and functional safety features to replace multi-chip gateway architectures.
FAQ
What is the maximum operating frequency and DMIPS rating of the R5F564MFHDLK#21?
The R5F564MFHDLK#21 operates at a maximum frequency of 120 MHz and delivers 240 DMIPS (Dhrystone MIPS) performance. This is achieved through its optimized RXv2 CPU core with 5-stage pipeline, variable-length instructions, and dual multiply-accumulate units - enabling deterministic real-time execution for industrial control loops and protocol stacks.
Does the R5F564MFHDLK#21 support IEEE 1588 Precision Time Protocol (PTP)?
Yes, the R5F564MFHDLK#21 includes a dedicated PTP controller (EPTPC) compliant with IEEE 1588-2008 (v2). It provides hardware timestamping for Ethernet frames on both MAC channels, supports peer delay and end-to-end transparent clock mechanisms, and enables sub-microsecond time synchronization - critical for time-sensitive networking in industrial automation.
What package type and pin count does the R5F564MFHDLK#21 use?
The R5F564MFHDLK#21 uses the PTLG0177KA-A package: a 177-pin Thin Fine-Pitch Land Grid Array (TFLGA) measuring 8 mm × 8 mm with 0.5 mm pitch. This compact, high-I/O-count package supports all RX64M peripherals including dual Ethernet MII/RMII, USB, CAN, and 127 general-purpose I/O pins with 5-V tolerance on 19 pins.
How much on-chip flash and RAM does the R5F564MFHDLK#21 integrate?
The R5F564MFHDLK#21 integrates 4 MB of code flash memory (with no wait states at 120 MHz), 64 KB of reprogrammable data flash (rated for 100,000 write/erase cycles), 512 KB of high-speed SRAM (no wait states), 32 KB of ECC-protected RAM, and 8 KB of battery-backed standby RAM - providing ample space for complex RTOS-based applications with secure boot and field-upgradable firmware.
What safety and security features are built into the R5F564MFHDLK#21?
The R5F564MFHDLK#21 includes hardware-accelerated AES-128/192/256, DES/TDES, and SHA-1/224/256 cryptographic engines; IEC60730 Class B support via oscillation-stop detection, CRC unit, IWDT windowing, A/D self-diagnostic, and register write protection; plus memory protection unit (MPU) and trusted memory (blocks 8–9) - enabling certified functional safety and secure firmware deployment.
R5F564MFHDLK#21 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 552K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MFHDLK#21 FAQ
1.How can I place an order for R5F564MFHDLK#21 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MFHDLK#21 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MFHDLK#21 reliable?
The price and inventory of R5F564MFHDLK#21 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MFHDLK#21 is usually 5 days.
3.What payment methods are accepted for R5F564MFHDLK#21?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MFHDLK#21 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MFHDLK#21?
R5F564MFHDLK#21 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MFHDLK#21 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MFHDLK#21?
For technical support, including R5F564MFHDLK#21 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MFHDLK#21 requirements.
6.How does Aetrix verify that R5F564MFHDLK#21 is sourced from the original manufacturer or authorized distributors?
All R5F564MFHDLK#21 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MFHDLK#21 meets industry standards.
7.What is the process for return or replacement of R5F564MFHDLK#21?
All R5F564MFHDLK#21 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MFHDLK#21, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MFHDLK#21 part is unused and in its original packaging.
Return procedure for R5F564MFHDLK#21:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MFHDLK#21 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
