My Inquiry
My Account
Renesas R5F564MGCDFB#31
- Part No.:
- R5F564MGCDFB#31
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F564MGCDFB#31.pdf
- Description:
- IC MCU 32BIT 2.5MB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,636
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MGCDFB#31 from Renesas is a 32-bit RXv2 microcontroller operating at up to 120 MHz (240 DMIPS), featuring on-chip 4-MB flash, 512-KB SRAM, IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging support, and CAN 2.0B - deployed in industrial gateways requiring deterministic real-time control, secure firmware updates, and multi-protocol connectivity.
For engineers reviewing the R5F564MGCDFB#31 datasheet, R5F564MGCDFB#31 pinout, R5F564MGCDFB#31 application, or R5F564MGCDFB#31 equivalent, this MCU delivers verified hardware-accelerated AES/SHA encryption, dual 12-bit ADCs (29 total channels), RTC with battery backup, and ELC-based event-driven peripheral coordination - critical for IEC 60730-compliant motor control, smart metering, and networked HMI systems.
Technical Context
The R5F564MGCDFB#31 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates dual independent DMA controllers (DMACa + EXDMACa), a dedicated Ethernet DMA (EDMACa) with 3 channels, and an Event Link Controller (ELC) that enables hardware-triggered peripheral chaining without CPU intervention.
Its clock system supports simultaneous operation across multiple domains: ICLK up to 120 MHz for CPU execution, PCLKA up to 120 MHz for high-speed peripherals (ETHERC, USBA, AES), and PCLKB up to 60 MHz for timers and ADCs - with independent frequency division/multiplication per domain and built-in oscillation-stop detection for functional safety compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 240 DMIPS @ 120 MHz, IEEE-754 single-precision FPU, and MPU support |
| Memory | 4 MB on-chip code flash (no wait states @ 120 MHz), 64 KB data flash (100k write cycles), 512 KB SRAM, 32 KB ECC RAM, 8 KB standby RAM |
| Connectivity | Dual IEEE 1588-compliant Ethernet MAC (MII/RMII), full-speed USB 2.0 with battery charging (USBA), 3× CAN 2.0B (32 mailboxes/channel), 9× SCI, 4× SCIFA, 2× RIIC, QSPI, SDHI |
| Analog Peripherals | Two 12-bit ADC units (8 + 21 channels), conversion time 0.42–0.48 µs, self-diagnostic & disconnection detection; 2× 12-bit DAC with op-amp/direct output selection |
| Timers & Control | 16-bit TPUa (6 ch), MTU3a (9 ch), GPTA (4 ch), CMT/CMTW, 29 extended-function timers; POE3a for PWM output enable control; ELC for hardware event linking |
| Security & Safety | AES-128/192/256, DES/TDES, SHA-1/224/256, HMAC, CRC, IWDTa with window function, oscillation-stop detection, A/D self-test, register write protection |
| Package & Environment | LFBGA-176 (PLQP0176KB-A, 24 × 24 mm, 0.5-mm pitch), –40°C to +105°C (G-version), 2.7–3.6 V supply, 0.3 mA/MHz typical active current |
Pinout & Package
Package: PLQP0176KB-A, 176-pin LFBGA (24 × 24 mm, 0.5-mm pitch), RoHS-compliant, lead-free, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital (VCC) and analog (AVCC0/AVCC1) rails; AVCC1 powers ADC/DAC/temperature sensor; all require 2.7–3.6 V |
| RES# | Active-low reset input | Asynchronous hardware reset; low pulse ≥ 100 ns triggers full system reset; internal POR/LVD also supported |
| CLKIN / CLKOUT | External crystal oscillator interface | Supports 8–24 MHz crystal/resonator; connects to main clock oscillator circuit; optional external clock input |
| ETH_MDC / ETH_MDIO | IEEE 802.3 management interface | Provides MDIO serial management bus for PHY configuration; operates synchronously with ETHERC clock domain |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 FS transceiver interface | Full-speed differential pair (DP/DM) with integrated transceiver; VBUS sensing enables host/device role detection and battery charging negotiation |
| TXD0 / RXD0 / RTS0 / CTS0 | SCIFA0 UART interface | Hardware flow-controlled asynchronous serial port with 16-byte TX/RX FIFOs; supports baud rates up to 15 Mbps (PCLKB/1) |
| AD00–AD07 / AD10–AD20 | Analog input channels | Unit 0: 8-channel 12-bit ADC (pins AD00–AD07); Unit 1: 21-channel 12-bit ADC (AD10–AD20 + others); shared reference pins AVSS1/AVCC1 |
| DA0 / DA1 | Digital-to-analog outputs | 2× 12-bit voltage-output DACs; selectable between buffered op-amp output (0.2 V to AVCC1–0.2 V) or direct rail-to-rail output (0–AVCC1) |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol Engine | Hardware-accelerated timestamping and correction logic integrated into EPTPC block, enabling sub-microsecond synchronization accuracy in industrial Ethernet networks |
| Event Link Controller (ELC) | 119 internal event sources routed without CPU overhead - e.g., TPU capture event directly triggers ADC conversion start or GPIO toggle |
| Background Operation (BGO) | Simultaneous code/data flash programming/erasing while executing from other memory regions - essential for field firmware updates without service interruption |
| IEC 60730 Class B Support | Integrated hardware features including oscillation-stop detection, CRC calculation unit, IWDTa with window mode, A/D self-test, and register lock bits - reducing software certification burden |
| Secure Boot & Trusted Memory | Trusted Memory (TM) blocks 8–9 prevent read-out of protected firmware sections; boot ROM validates signature before executing user code from flash |
Applications
| Industrial Ethernet Gateway | Smart Energy Metering |
|---|---|
|
Use Scenario: Aggregating Modbus TCP, CANopen, and BACnet MS/TP traffic across heterogeneous field buses into a unified IPv4/IPv6 backbone. IC Role / Device Role / Timing Role: Dual Ethernet MAC handles concurrent master/slave roles; ELC synchronizes CAN mailbox interrupts with timestamped packet injection; RTC provides NTP-aligned log timestamps. Use Value: Deterministic latency under 50 µs for time-critical packet forwarding; hardware PTP eliminates software jitter; 4-MB flash stores dual firmware images for safe OTA updates. |
Use Scenario: UL 2703-certified residential solar inverter communicating with utility AMI infrastructure via PRIME or G3-PLC over powerline, while monitoring DC string voltage/current. IC Role / Device Role / Timing Role: Dual 12-bit ADCs sample isolated DC inputs at 1 MSPS aggregate rate; AES-256 encrypts consumption data before transmission; RTC maintains billing calendar during grid outages. Use Value: ±0.1% measurement accuracy enabled by on-chip calibration and disconnection detection; 100k-cycle data flash logs 30 days of tamper-proof energy events. |
| Programmable Logic Controller (PLC) | Human-Machine Interface (HMI) |
|
Use Scenario: Compact DIN-rail PLC executing ladder logic at 1 ms scan cycle, driving 16-channel isolated digital I/O and 4-channel analog outputs for valve/pump control. IC Role / Device Role / Timing Role: MTU3a and GPTA generate synchronized PWM waveforms with programmable dead time; POE3a disables outputs on short-circuit detection; IWDTa ensures fail-safe shutdown. Use Value: Hardware timer cascading eliminates CPU polling; ELC links encoder position capture to motion profile updates; 512-KB SRAM buffers real-time process data for web diagnostics. |
Use Scenario: 7-inch capacitive touchscreen HMI with local web server, audio alerts, and SD card logging - deployed in food processing equipment requiring IP65-rated enclosure. IC Role / Device Role / Timing Role: SSI and SRC handle stereo audio playback; SDHI interfaces with industrial-grade SD card; USB 2.0 FS supports field technician firmware reload via thumb drive. Use Value: 8.5-KB USB buffer enables fast bulk transfers; temperature sensor monitors SoC thermal headroom to throttle display brightness preemptively; 127 GPIOs support custom expansion headers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP#30 | Same RX64M group, 144-pin LQFP package, 2.5 MB flash, no USBA module, single Ethernet MAC, lower pin count (111 GPIOs) | Suitable for cost-sensitive PLC I/O modules where USB battery charging and dual Ethernet are unnecessary | Select when board space constraints favor LQFP and dual Ethernet/USB BC is not required; verify SDHI and QSPI availability per variant |
| R5F571MLDDFB#30 | RX71M group, 176-pin LFBGA, 120 MHz, 4 MB flash, but adds 2× USB HS (480 Mbps), no IEEE 1588, different peripheral mix (e.g., no PDC) | Better suited for high-bandwidth embedded vision or USB-centric medical devices than industrial networking | Choose only if USB 2.0 High-Speed host capability outweighs loss of PTP timing and dual CAN; note different interrupt vector mapping and register layout |
Compared with R5F564MGCDFB#31, R5F566TEADFP#30 reduces footprint and cost at the expense of dual Ethernet and USB battery charging, while R5F571MLDDFB#30 trades IEEE 1588 precision for USB 2.0 High-Speed - making R5F564MGCDFB#31 uniquely balanced for time-sensitive, multi-protocol industrial edge nodes.
Availability
R5F564MGCDFB#31 is available at Aetrix Electronics and suitable for industrial gateways, smart metering systems, and programmable logic controllers requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature resilience (–40°C to +105°C).
Supply support for R5F564MGCDFB#31 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise markets.
The RX64M Group - including R5F564MGCDFB#31 - was designed specifically for real-time industrial automation systems demanding deterministic Ethernet, functional safety compliance (IEC 60730), and secure firmware execution in harsh environments.
FAQ
What is the maximum operating frequency and performance rating of the R5F564MGCDFB#31?
The R5F564MGCDFB#31 operates at a maximum frequency of 120 MHz and delivers 240 DMIPS of processing performance. Its RXv2 CPU core includes a single-precision IEEE-754 floating-point unit, 32-bit multiplier (1-cycle execution), and hardware divider (2-cycle execution), enabling efficient real-time control and signal processing tasks in industrial applications.
Does the R5F564MGCDFB#31 support IEEE 1588 Precision Time Protocol?
Yes, the R5F564MGCDFB#31 integrates a dedicated IEEE 1588-compliant PTP controller (EPTPC) linked to both Ethernet MAC channels. It provides hardware timestamping, correction logic, and synchronization registers - enabling sub-microsecond clock alignment in industrial Ethernet networks without CPU intervention or software stack overhead.
How many analog-to-digital converter channels does the R5F564MGCDFB#31 include?
The R5F564MGCDFB#31 includes two independent 12-bit A/D converter units: S12AD unit 0 with 8 input channels (AD00–AD07), and S12AD unit 1 with 21 input channels (AD10–AD20 plus additional pins). Both support 8/10/12-bit resolution, self-diagnostic functions, and analog input disconnection detection.
What USB capabilities are implemented in the R5F564MGCDFB#31?
The R5F564MGCDFB#31 integrates the USBA module - a full-speed USB 2.0 host/function controller with battery charging (BC1.2) support. It includes 8.5 KB of on-chip RAM for transfer buffering, built-in transceiver, and OTG capability. This module is exclusive to 176/177-pin RX64M variants like the R5F564MGCDFB#31.
Is the R5F564MGCDFB#31 qualified for industrial temperature operation?
Yes, the R5F564MGCDFB#31 is rated for the G-version industrial temperature range of –40°C to +105°C. It uses the PLQP0176KB-A LFBGA package (24 × 24 mm, 0.5-mm pitch) and is specified to operate reliably across this range with 2.7–3.6 V supply voltage and low-power design features including four low-power modes.
R5F564MGCDFB#31 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2.5MB (2.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 552K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MGCDFB#31 FAQ
1.How can I place an order for R5F564MGCDFB#31 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MGCDFB#31 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MGCDFB#31 reliable?
The price and inventory of R5F564MGCDFB#31 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MGCDFB#31 is usually 5 days.
3.What payment methods are accepted for R5F564MGCDFB#31?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MGCDFB#31 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MGCDFB#31?
R5F564MGCDFB#31 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MGCDFB#31 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MGCDFB#31?
For technical support, including R5F564MGCDFB#31 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MGCDFB#31 requirements.
6.How does Aetrix verify that R5F564MGCDFB#31 is sourced from the original manufacturer or authorized distributors?
All R5F564MGCDFB#31 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MGCDFB#31 meets industry standards.
7.What is the process for return or replacement of R5F564MGCDFB#31?
All R5F564MGCDFB#31 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MGCDFB#31, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MGCDFB#31 part is unused and in its original packaging.
Return procedure for R5F564MGCDFB#31:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MGCDFB#31 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
