Renesas R5F564MGDDFP#31
- Part No.:
- R5F564MGDDFP#31
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F564MGDDFP#31.pdf
- Description:
- IC MCU 32BIT 2.5MB FLSH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,020
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MGDDFP#31 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with integrated FPU, 4 MB code flash, 512 KB SRAM, IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging, CAN (ISO 11898-1), and 12-bit A/D + D/A converters - designed for industrial networking, gateway, and real-time control applications requiring deterministic timing and functional safety support.
For engineers reviewing the R5F564MGDDFP#31 datasheet, R5F564MGDDFP#31 pinout, R5F564MGDDFP#31 application, or R5F564MGDDFP#31 equivalent, this MCU delivers verified 240 DMIPS performance, on-chip ECC RAM, background data flash programming, IEC 60730 self-test features, and hardware-accelerated AES/SHA encryption - critical for secure, high-integrity embedded systems.
Technical Context
The R5F564MGDDFP#31 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates dual independent Ethernet controllers (ETHERC) with IEEE 1588 PTP support via EPTPC and dedicated EDMAC channels, plus USBA with 8.5 KB buffer and battery charging capability - all operating at full-speed USB 2.0 (12 Mbps).
Its clock system combines external crystal oscillation (8–24 MHz), internal HOCO/LOCO sources, and PLL-based frequency synthesis to drive ICLK up to 120 MHz and multiple peripheral clocks (PCLKA/B/C/D) independently - enabling precise timing partitioning for real-time peripherals including MTU3a (16-bit × 9-channel), GPTA (16-bit × 4-channel), and S12ADC (dual 12-bit units with 0.48 µs conversion time).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 240 DMIPS @ 120 MHz - enables deterministic real-time execution and efficient floating-point math for motion control or signal processing. |
| Memory | 4 MB code flash (no wait states @ 120 MHz), 64 KB data flash (100,000 erase cycles), 512 KB SRAM (no wait), 32 KB ECC RAM (SEC-DED) - supports robust firmware updates and fault-tolerant data storage. |
| Connectivity | Dual IEEE 1588 Ethernet MAC, USBA with battery charging, 3× CAN (ISO 11898-1), 9× SCIg/h, 4× SCIFA, 2× RIIC, QSPI, SDHI - enables multi-protocol industrial gateways with time-synchronized communication. |
| Analog Peripherals | Dual 12-bit S12ADC (8 + 21 channels, 0.48 µs/ch), 2× R12DA (12-bit, amplifier/direct output), on-die temperature sensor (±1°C) - supports precision sensor interfacing and closed-loop analog control. |
| Security & Safety | AES-128/192/256, DES/T-DES, SHA-1/224/256, CRC, IWDTa with window function, MPU, register write protection - meets IEC 60730 Class B requirements for functional safety certification. |
| Power & Packaging | 2.7–3.6 V supply, 0.3 mA/MHz typical active current, four low-power modes, PLQP0176KB-A 176-pin LQFP (24 × 24 mm, 0.5 mm pitch) - optimized for industrial temperature range (–40°C to +85°C). |
Pinout & Package
Package: PLQP0176KB-A - 176-pin Low-Profile Quad Flat Package (LQFP), 24 mm × 24 mm body, 0.5 mm pitch, exposed thermal pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Separate digital (VCC) and analog (AVCC0/AVCC1) rails enable noise isolation for ADC/DAC and mixed-signal integrity. |
| XTAL, EXTAL | Main crystal oscillator terminals | Support 8–24 MHz external crystal for precise system clock generation and IEEE 1588 timestamp accuracy. |
| ETH_MDC, ETH_MDIO, ETH_TXD[3:0], ETH_RXD[3:0], ETH_TX_EN, ETH_CRS_DV | Ethernet physical layer interface | Direct MII/RMII connectivity to external PHY without glue logic - enables dual 10/100 Mbps Ethernet with cut-through forwarding. |
| USBA_VBUS, USBA_DP, USBA_DM, USBA_ID | USB 2.0 Full-Speed host/function interface | Integrated transceiver with battery charging detection (BC1.2) eliminates need for external USB charger IC in portable gateway designs. |
| CAN0_TX, CAN0_RX, CAN1_TX, CAN1_RX, CAN2_TX, CAN2_RX | CAN bus differential signal pairs | Three independent ISO 11898-1 compliant CAN controllers with 32 mailboxes each - supports multi-bus automotive or factory automation networks. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol Engine | Dedicated EPTPC block synchronized to dual ETHERC channels enables sub-microsecond time stamping for industrial automation synchronization. |
| Background Data Flash Programming | 64 KB data flash supports BGO (background operation) - allows firmware to read/write non-volatile parameters during runtime without halting CPU execution. |
| IEC 60730 Self-Diagnostic Suite | Includes oscillation-stop detection, CRC calculation engine, IWDTa window monitoring, A/D self-test voltages, and register write protection - reduces certification effort for Class B safety applications. |
| Event Link Controller (ELC) | 119 internal event signals routed without CPU intervention - enables hardware-triggered A/D conversion, PWM dead-time insertion, or GPIO state changes for deterministic real-time response. |
| Secure Boot & Trusted Memory | TM (Trusted Memory) blocks 8–9 prevent external read-out of critical boot code; AES/SHA accelerators offload crypto operations from main CPU for secure OTA updates. |
Applications
| Industrial Ethernet Gateway | Smart Energy Metering Hub |
|---|---|
|
Use Scenario: Aggregating Modbus TCP, CANopen, and BACnet MS/TP traffic across heterogeneous fieldbuses into time-synchronized IEEE 1588 Ethernet backbone. IC Role / Device Role / Timing Role: Primary protocol translation and time-aware packet routing MCU with dual Ethernet MACs and hardware PTP timestamping. Use Value: Eliminates need for external FPGA or network processor - reduces BOM cost and board area while meeting <1 µs PTP sync jitter requirements. |
Use Scenario: Multi-tariff electricity meter with tamper detection, secure firmware updates, and remote diagnostics over cellular + Ethernet backhaul. IC Role / Device Role / Timing Role: Secure metering controller managing real-time energy accumulation, RTC calendar, and encrypted data logging to data flash. Use Value: On-chip AES/SHA and trusted memory enable UL 2900-1 compliance; 12-bit ADC with disconnection detection ensures metrology accuracy under fault conditions. |
| Factory Automation PLC I/O Module | Medical Infusion Pump Controller |
|
Use Scenario: Distributed I/O node with CAN bus field connectivity, analog sensor inputs, PWM motor outputs, and EtherCAT slave interface via external PHY. IC Role / Device Role / Timing Role: Real-time I/O processor executing cyclic tasks at ≤1 ms intervals using MTU3a timers and ELC-triggered ADC sampling. Use Value: 240 DMIPS + zero-wait flash/SRAM enables deterministic task scheduling; 5-V tolerant GPIO simplifies interface to legacy 24 V industrial sensors. |
Use Scenario: Battery-powered infusion pump requiring fail-safe motor control, pressure sensing, USB host for configuration, and regulatory-compliant diagnostics. IC Role / Device Role / Timing Role: Safety-critical controller running IEC 62304-compliant firmware with watchdog supervision, temperature monitoring, and analog feedback loop closure. Use Value: Integrated IWDTa with window function and on-die temperature sensor (±1°C) satisfy Class C software safety requirements without external components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEHDFP#31 | Same RX65N Group pinout, 2 MB flash, no USBA battery charging, single Ethernet MAC, 100-pin LQFP | Suitable for cost-sensitive single-Ethernet edge nodes without USB charging needs | Select when reducing footprint and BOM cost outweighs dual Ethernet and USB BC1.2 requirements |
| R5F572MLHDFP#31 | RX72M Group, 240 MHz, 4 MB flash, dual Ethernet, but no USBA battery charging; 144-pin LQFP | Better performance for motion control, but lacks USB charging and has different peripheral mix (e.g., no SDHI) | Choose for higher CPU throughput where USB BC1.2 is not required and SD card interface is unnecessary |
Compared with R5F564MGDDFP#31, the R5F565NEHDFP#31 offers lower integration and smaller package for simpler gateways, while the R5F572MLHDFP#31 trades USB battery charging and SDHI for higher clock speed and enhanced motor control timers - making R5F564MGDDFP#31 optimal for balanced industrial gateway designs requiring time-sync, security, and power flexibility.
Availability
R5F564MGDDFP#31 is available at Aetrix Electronics and suitable for industrial gateways, smart metering hubs, factory automation I/O modules, and medical infusion pump controllers requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F564MGDDFP#31 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX64M Group, including R5F564MGDDFP#31, was engineered for high-reliability industrial networking applications demanding real-time determinism, functional safety, and multi-protocol connectivity - especially where IEEE 1588 time synchronization and secure firmware updates are essential.
FAQ
What is the maximum operating frequency and DMIPS rating of the R5F564MGDDFP#31?
The R5F564MGDDFP#31 operates at a maximum frequency of 120 MHz and delivers 240 DMIPS performance. This is achieved through its RXv2 CPU core with 5-stage pipeline, single-cycle 32-bit multiply, and optimized instruction set - enabling real-time processing for industrial control loops and protocol stacks without external acceleration.
Does the R5F564MGDDFP#31 support IEEE 1588 Precision Time Protocol?
Yes, the R5F564MGDDFP#31 includes a dedicated EPTPC (Precision Time Protocol Controller) block connected to both Ethernet MACs. It supports hardware timestamping of PTP frames with sub-microsecond resolution, enabling synchronization accuracy required for industrial automation and power substation applications per IEEE 1588-2008.
What USB capabilities does the R5F564MGDDFP#31 provide?
The R5F564MGDDFP#31 integrates a full-speed USB 2.0 host/function module (USBA) with battery charging detection (BC1.2), 8.5 KB on-chip RAM buffer, and integrated transceiver - eliminating external PHY and charger IC. It supports OTG operation and both bus-powered and self-powered modes, ideal for portable industrial gateways.
How many Ethernet MAC interfaces does the R5F564MGDDFP#31 have?
The R5F564MGDDFP#31 features two independent IEEE 802.3-compliant Ethernet MAC controllers (ETHERC), each supporting 10/100 Mbps in full- or half-duplex mode with MII/RMII interfaces. They are supported by dedicated EDMAC channels and the EPTPC for IEEE 1588 time synchronization - enabling dual-network redundancy or protocol segregation.
What analog-to-digital converter resources are included in the R5F564MGDDFP#31?
The R5F564MGDDFP#31 includes two independent 12-bit A/D converters (S12ADC): Unit 0 with 8 channels and Unit 1 with 21 channels. Conversion time is 0.48 µs per channel at 12-bit resolution, with selectable 8/10/12-bit modes, sample-and-hold circuitry, self-diagnostic voltage generation, and analog input disconnection detection - suitable for precision sensor acquisition.
R5F564MGDDFP#31 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 2.5MB (2.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 552K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MGDDFP#31 FAQ
1.How can I place an order for R5F564MGDDFP#31 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MGDDFP#31 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MGDDFP#31 reliable?
The price and inventory of R5F564MGDDFP#31 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MGDDFP#31 is usually 5 days.
3.What payment methods are accepted for R5F564MGDDFP#31?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MGDDFP#31 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MGDDFP#31?
R5F564MGDDFP#31 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MGDDFP#31 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MGDDFP#31?
For technical support, including R5F564MGDDFP#31 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MGDDFP#31 requirements.
6.How does Aetrix verify that R5F564MGDDFP#31 is sourced from the original manufacturer or authorized distributors?
All R5F564MGDDFP#31 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MGDDFP#31 meets industry standards.
7.What is the process for return or replacement of R5F564MGDDFP#31?
All R5F564MGDDFP#31 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MGDDFP#31, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MGDDFP#31 part is unused and in its original packaging.
Return procedure for R5F564MGDDFP#31:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MGDDFP#31 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

