My Inquiry
My Account
Renesas R5F564MGGDFP#31
- Part No.:
- R5F564MGGDFP#31
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F564MGGDFP#31.pdf
- Description:
- IC MCU 32BIT 2.5MB FLSH 100LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,162
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MGGDFP#31 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with single-precision IEEE-754 FPU, 4 MB on-chip code flash, 512 KB SRAM (no wait states), and integrated IEEE 1588-compliant Ethernet MAC - designed for industrial real-time control, networked HMI, and secure edge gateway applications requiring deterministic timing and dual CAN/USB/Ethernet connectivity.
For engineers reviewing the R5F564MGGDFP#31 datasheet, R5F564MGGDFP#31 pinout, R5F564MGGDFP#31 application, or R5F564MGGDFP#31 equivalent, this MCU delivers verified 240 DMIPS performance, hardware-accelerated AES/SHA encryption, dual 12-bit ADCs (29 total channels), and full-speed USB 2.0 with battery charging - all in a 176-pin LFBGA package rated for –40°C to +105°C operation.
Technical Context
The R5F564MGGDFP#31 implements the RXv2 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates dual DMA controllers (DMAC: 8 channels; EXDMAC: 2 channels) and a dedicated Ethernet DMA (EDMAC: 3 channels) to offload frame processing from the CPU while maintaining IEEE 1588 timestamp accuracy via EPTPC.
Its clock system supports independent domain scaling: ICLK up to 120 MHz for CPU execution, PCLKA up to 120 MHz for high-speed peripherals (ETHERC, USBA, AES), and PCLKB up to 60 MHz for timers and analog modules. The device includes MPU support, SEC-DED ECC on 32 KB RAM, and hardware-based IEC60730 safety functions including oscillation-stop detection and A/D self-diagnosis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Flash Memory | 4 MB code flash with zero-wait-state access at 120 MHz; supports background programming |
| RAM | 512 KB SRAM (no wait states); 32 KB ECC RAM (SEC-DED); 8 KB standby RAM |
| ADC | Dual 12-bit S12ADC units: Unit 0 (8 ch), Unit 1 (21 ch); 0.48 µs conversion time per channel |
| Communication | IEEE 1588 Ethernet MAC (2 channels), CAN (3 modules, 32 mailboxes each), USBA (full-speed + battery charging), QSPI, SDHI |
| Security | Optional hardware AES (128/192/256-bit), DES/T-DES, SHA-1/SHA-2, HMAC |
| Package & Temp | LFBGA-176 (PLQP0176KB-A, 24 × 24 mm, 0.5-mm pitch); G-version: –40°C to +105°C |
Pinout & Package
Package: PLQP0176KB-A - 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA), 24 mm × 24 mm, 0.5-mm ball pitch, RoHS-compliant, lead-free, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital (VCC) and analog (AVCC0/AVCC1) rails; 2.7–3.6 V operation with internal voltage regulation |
| RES# | Active-low reset input | Asynchronous hardware reset; triggers power-on reset and voltage-monitoring resets |
| CLKIN / CLKOUT | External crystal interface | Supports 8–24 MHz crystal resonator for main clock; optional external oscillator mode |
| ETXD0–ETXD3 / ETXEN / ETXER / ERXD0–ERXD3 / ERXDV / ERXER | Ethernet PHY interface | MII/RMII-compatible 10/100 Mbps Ethernet physical layer signals; requires external PHY or integrated transceiver |
| USBDP / USBDM | USB 2.0 full-speed differential pair | Integrated USBA transceiver with battery charging detection; no external pull-up required |
| TXDn / RXDn (SCIg/h) | Serial communication interfaces | Up to 9 SCI channels supporting asynchronous, SPI/I²C emulation, smart-card, and LIN protocols |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol Engine | EPTPC block synchronized with ETHERC enables sub-microsecond timestamping for industrial time-sensitive networking |
| Hardware Encryption Acceleration | Dedicated AES/SHA/DES engines reduce CPU overhead for TLS, secure boot, and firmware updates without external crypto IC |
| Dual Independent CAN Controllers | Three ISO 11898-1-compliant CAN modules (32 mailboxes each) enable redundant fieldbus communication in automotive and factory automation |
| SD Host Interface (SDHI) | 1-channel SDIO/SD memory controller supporting 4-bit bus, high-speed mode (15 MB/s), and CRC7/CRC16 error checking |
| Event Link Controller (ELC) | 119 internal event sources routed without CPU intervention - e.g., TPU trigger → ADC start → DMA transfer → interrupt |
Applications
| Industrial Ethernet Gateway | Secure Edge Controller |
|---|---|
Use Scenario: Real-time protocol translation between Modbus TCP, EtherNet/IP, and CANopen in factory floor gateways. IC Role / Device Role / Timing Role: Primary application processor running RTOS with deterministic Ethernet stack and dual-CAN bridging logic. Use Value: IEEE 1588 timestamping ensures <1 µs synchronization across distributed I/O nodes; 4 MB flash hosts dual firmware images for safe OTA updates. |
Use Scenario: Secure PLC-like controller for remote energy management systems with encrypted data logging and TLS-secured cloud telemetry. IC Role / Device Role / Timing Role: Trusted execution environment with hardware AES/SHA acceleration and MPU-enforced memory isolation. Use Value: On-chip encryption eliminates need for external secure element; 32 KB ECC RAM protects critical runtime variables against bit flips. |
| Human-Machine Interface (HMI) | Networked Motor Drive |
Use Scenario: Touch-enabled industrial panel PC with local graphics rendering, SD card media playback, and USB host for configuration dongles. IC Role / Device Role / Timing Role: Application MCU managing display interface (via PDC or external LCD controller), audio (SSI/SRC), and peripheral connectivity. Use Value: Quad SPI and SDHI enable fast boot from serial flash and local video storage; 127 GPIOs support capacitive touch matrix and LED indicators. |
Use Scenario: Compact servo drive with position feedback (encoder), current sensing (ADC), PWM generation (MTU3/GPT), and EtherCAT or Powerlink interface. IC Role / Device Role / Timing Role: Real-time motion controller generating synchronized 3-phase complementary PWM with dead-time compensation. Use Value: MTU3's complementary PWM mode outputs non-overlapping waveforms with programmable dead times; 12-bit ADC samples current at 2.08 MSPS (per unit). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEDDFP#31 | Same RX65N Group; 120 MHz, 2 MB flash, 384 KB SRAM, no Ethernet MAC, adds TrustZone-based security extension | Better suited for cost-constrained secure boot applications without Ethernet requirements | Select when hardware root-of-trust and memory encryption outweigh need for integrated Ethernet |
| R5F572MDHDFP#31 | RX72M Group; 240 MHz, 4 MB flash, 1 MB SRAM, same Ethernet/USB/SDHI, adds 32-bit multiplier/divider acceleration | Targeted at higher-performance motion control with faster loop closure and richer GUI rendering | Select when >240 DMIPS, larger SRAM, or enhanced DSP capability is required for real-time vision or advanced control algorithms |
Compared with R5F564MGGDFP#31, R5F565NEDDFP#31 trades Ethernet for TrustZone security and lower BOM cost, while R5F572MDHDFP#31 upgrades CPU speed and memory bandwidth for computationally intensive edge inference - neither is pin-compatible, but all three share identical peripheral register mapping and toolchain compatibility.
Availability
R5F564MGGDFP#31 is available at Aetrix Electronics and suitable for industrial gateways, secure edge controllers, networked HMIs, and motor drives requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F564MGGDFP#31 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX64M Group - including R5F564MGGDFP#31 - was engineered for deterministic real-time control in networked industrial equipment, combining high-speed CPU performance, rich connectivity (Ethernet/USB/CAN), and functional safety features aligned with IEC60730 Class B.
FAQ
What is the maximum operating frequency and core architecture of the R5F564MGGDFP#31?
The R5F564MGGDFP#31 operates at a maximum frequency of 120 MHz using the 32-bit RXv2 CPU core with CISC Harvard architecture and a 5-stage pipeline. It achieves 240 DMIPS performance and supports single-precision IEEE-754 floating-point operations. The core includes a memory protection unit (MPU), JTAG/FINE debugging interfaces, and variable-length instructions for compact code density - all confirmed in the official R01DS0173EJ0120 datasheet.
Does the R5F564MGGDFP#31 include hardware encryption capabilities?
Yes, the R5F564MGGDFP#31 includes optional hardware-accelerated encryption engines supporting AES (128/192/256-bit), DES/T-DES, and SHA-1/SHA-2/HMAC cryptographic functions. These modules operate independently of the CPU and are documented in Section 1.1 of the R01DS0173EJ0120 datasheet. Activation requires proper configuration of the security option bits and clock gating.
What Ethernet capabilities does the R5F564MGGDFP#31 support?
The R5F564MGGDFP#31 integrates a dual-channel IEEE 802.3-compliant Ethernet MAC with full MII/RMII support, 10/100 Mbps operation, and an attached IEEE 1588-2008 Precision Time Protocol controller (EPTPC). It includes a dedicated 3-channel Ethernet DMA (EDMAC) and supports wake-on-LAN, multicast filtering, and cut-through frame forwarding - all specified for the 176/177-pin variants in the RX64M datasheet.
How many analog-to-digital converter channels does the R5F564MGGDFP#31 provide?
The R5F564MGGDFP#31 integrates two independent 12-bit S12ADC units: Unit 0 with 8 input channels and Unit 1 with 21 input channels, totaling 29 configurable analog inputs. Both units support 8/10/12-bit resolution modes, sample-and-hold circuitry, self-diagnostic functions, and conversion times as fast as 0.48 µs per channel - details confirmed in Section 1.1 and Table 1.1 of R01DS0173EJ0120.
What is the package type and temperature grade of the R5F564MGGDFP#31?
The R5F564MGGDFP#31 uses the PLQP0176KB-A package: a 176-ball LFBGA with 24 mm × 24 mm footprint and 0.5-mm pitch. It is rated for the G-version industrial temperature range of –40°C to +105°C, validated per Renesas' qualification standards and explicitly listed in the "Ordering Information" section of the R01DS0173EJ0120 datasheet Rev.1.20.
R5F564MGGDFP#31 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 2.5MB (2.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 552K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MGGDFP#31 FAQ
1.How can I place an order for R5F564MGGDFP#31 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MGGDFP#31 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MGGDFP#31 reliable?
The price and inventory of R5F564MGGDFP#31 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MGGDFP#31 is usually 5 days.
3.What payment methods are accepted for R5F564MGGDFP#31?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MGGDFP#31 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MGGDFP#31?
R5F564MGGDFP#31 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MGGDFP#31 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MGGDFP#31?
For technical support, including R5F564MGGDFP#31 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MGGDFP#31 requirements.
6.How does Aetrix verify that R5F564MGGDFP#31 is sourced from the original manufacturer or authorized distributors?
All R5F564MGGDFP#31 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MGGDFP#31 meets industry standards.
7.What is the process for return or replacement of R5F564MGGDFP#31?
All R5F564MGGDFP#31 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MGGDFP#31, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MGGDFP#31 part is unused and in its original packaging.
Return procedure for R5F564MGGDFP#31:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MGGDFP#31 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
