My Inquiry
My Account
Renesas R5F564MJCDFP#31
- Part No.:
- R5F564MJCDFP#31
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F564MJCDFP#31.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 100LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,501
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MJCDFP#31 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with integrated FPU, 4 MB code flash, 512 KB SRAM, IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging, CAN (ISO 11898-1), and hardware AES/SHA encryption - deployed in industrial gateways requiring deterministic real-time control, secure connectivity, and multi-protocol edge processing.
For engineers reviewing the R5F564MJCDFP#31 datasheet, R5F564MJCDFP#31 pinout, R5F564MJCDFP#31 application, or R5F564MJCDFP#31 equivalent, key selection criteria include its 176-pin LFBGA package (PLQP0176KB-A), dual-channel Ethernet with PTP support, on-chip 64 KB data flash rated for 100,000 erase/write cycles, and 12-bit dual A/D converter with self-diagnostic capability for functional safety compliance.
Technical Context
The R5F564MJCDFP#31 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates dual Ethernet controllers (ETHERC) with dedicated EPTPC hardware for IEEE 1588 timestamping and EDMAC channels optimized for zero-copy frame handling.
Its clock system combines external crystal support (8–24 MHz), internal HOCO (16/18/20 MHz), and PLL to generate independent clocks: ICLK up to 120 MHz for CPU, PCLKA up to 120 MHz for high-speed peripherals (Ethernet, USB, AES), and PCLKB up to 60 MHz for timers and ADCs - enabling precise timing isolation across subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 240 DMIPS @ 120 MHz, IEEE-754 single-precision FPU |
| Memory | 4 MB code flash (no wait states @ 120 MHz), 64 KB data flash (100k write cycles), 512 KB SRAM, 32 KB ECC RAM |
| Connectivity | Dual IEEE 1588 Ethernet MAC (MII/RMII), full-speed USB 2.0 with battery charging (USBA), 3× CAN (ISO 11898-1), 9× SCI, 4× SCIFA, 2× RIIC, QSPI, SDHI |
| Analog Peripherals | Two 12-bit A/D converters (8 + 21 channels), two 12-bit D/A converters, on-chip temperature sensor (±1°C) |
| Security | Hardware AES-128/192/256, DES/T-DES, SHA-1/224/256, HMAC, memory protection unit (MPU), register write protection |
| Package & Temp | 176-pin LFBGA (PLQP0176KB-A, 24 × 24 mm, 0.5 mm pitch), –40°C to +85°C (D-version) |
Pinout & Package
Package: PLQP0176KB-A - 176-pin Low-Profile Fine-Pitch Ball Grid Array (24 × 24 mm, 0.5 mm pitch), RoHS-compliant, lead-free, moisture sensitivity level (MSL) 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital (VCC) and analog (AVCC0/AVCC1) rails; supports 2.7–3.6 V operation with independent noise filtering |
| XTAL / EXTAL | Main clock oscillator terminals | Accepts 8–24 MHz crystal for primary system clock; enables PLL multiplication to 120 MHz ICLK |
| ETH_MDC / ETH_MDIO | IEEE 802.3 management interface | Provides MDIO/MDC access to PHY registers; required for auto-negotiation and link status monitoring |
| ETH_TXD0–3 / ETH_RXD0–3 | Ethernet data lanes | Supports MII (4-bit TX/RX) or RMII (2-bit TX/RX + REF_CLK); pins are multiplexed with GPIO in non-Ethernet configurations |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 physical interface | Full-speed (12 Mbps) transceiver with integrated pull-ups; VBUS sensing enables host/device role detection and battery charging negotiation |
| CAN0_TX / CAN0_RX / CAN1_TX / CAN1_RX / CAN2_TX / CAN2_RX | CAN bus signal pairs | Three independent ISO 11898-1 compliant CAN channels; each pair requires external termination and ESD protection |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol (PTP) | Hardware-accelerated timestamping via EPTPC block synchronized to Ethernet frames - enables sub-microsecond time synchronization in industrial automation |
| Background Operation (BGO) | Simultaneous code/data flash programming/erasing while CPU executes from other memory - eliminates execution stalls during firmware updates |
| Event Link Controller (ELC) | 119 internal event signals routed without CPU intervention - enables deterministic timer-triggered ADC sampling, PWM dead-time insertion, or GPIO toggling |
| Functional Safety Support | IEC 60730-compliant features: oscillation-stop detection, CRC calculation engine, IWDT windowing, A/D self-diagnostic, register write protection - reduces certification effort for Class B applications |
| Secure Boot & Trusted Memory | Trusted Memory (TM) blocks 8–9 prevent read-out of critical firmware; boot ROM validates signature before executing user code - establishes root-of-trust at power-on |
Applications
| Industrial Ethernet Gateway | Secure Edge PLC Controller |
|---|---|
|
Use Scenario: Aggregating Modbus TCP, EtherNet/IP, and PROFINET traffic across heterogeneous factory networks with time-synchronized diagnostics. IC Role / Device Role / Timing Role: Primary application processor managing dual Ethernet interfaces, real-time protocol stacks, and encrypted data tunneling to cloud platforms. Use Value: Hardware PTP ensures <1 µs clock skew between nodes; dual EDMAC channels offload 95% of frame processing from CPU, freeing cycles for control logic. |
Use Scenario: Running ladder logic and motion control algorithms in compact programmable logic controllers with secure remote firmware updates. IC Role / Device Role / Timing Role: Real-time controller executing deterministic tasks at ≤1 ms cycle times while validating signed firmware images via AES-256 and SHA-256. Use Value: On-chip 64 KB data flash enables atomic firmware swap with BGO; MPU enforces memory isolation between runtime and update partitions. |
| Smart Energy Meter Hub | Medical IoT Data Concentrator |
|
Use Scenario: Collecting AMI data from multiple smart meters via RS485 (SCI), LoRaWAN (QSPI-connected modem), and Ethernet backhaul with tamper-proof logging. IC Role / Device Role / Timing Role: Secure data concentrator performing AES-128 encryption, RTC-stamped event logging, and watchdog-monitored communication failover. Use Value: Integrated RTC with battery backup maintains accurate timestamps during mains outage; hardware crypto accelerates encryption without degrading throughput. |
Use Scenario: Consolidating vitals from Bluetooth LE sensors, SPI-connected ECG front-ends, and USB-connected diagnostic tools into HIPAA-compliant encrypted packets. IC Role / Device Role / Timing Role: Medical-grade data hub enforcing secure boot, runtime integrity checks, and cryptographic signing of all patient data exports. Use Value: Dual 12-bit A/D converters sample analog biosignals at 2.08 MSPS (0.48 µs/channel); ECC RAM prevents silent data corruption in critical buffers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEDDFP#31 | Higher flash (6 MB), same 176-pin LFBGA, adds 2nd USB channel and enhanced security (TRNG, RSA accelerator) | Better suited for applications requiring dual USB hosts or PKI-based authentication | Select when needing >4 MB firmware space or asymmetric cryptography acceleration |
| R5F566TEADFP#31 | Same RXv2 core, 3 MB flash, 144-pin LQFP (PLQP0144KA-A), no Ethernet MAC, adds CAN FD support | Targeted at cost-sensitive CAN FD gateway designs without Ethernet requirements | Choose for CAN FD-only edge nodes where Ethernet is unnecessary and PCB area is constrained |
Compared with R5F564MJCDFP#31, R5F565NEDDFP#31 offers expanded memory and security for complex gateway firmware, while R5F566TEADFP#31 trades Ethernet for CAN FD and smaller footprint - making the R5F564MJCDFP#31 optimal for Ethernet-centric industrial edge nodes needing balanced performance, security, and peripheral integration.
Availability
R5F564MJCDFP#31 is available at Aetrix Electronics and suitable for industrial gateways, secure PLCs, smart energy hubs, and medical data concentrators requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F564MJCDFP#31 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX64M Group - including R5F564MJCDFP#31 - was designed for high-performance, secure, real-time industrial edge computing with integrated Ethernet, USB, CAN, and hardware cryptography.
FAQ
What is the maximum operating frequency and CPU performance of the R5F564MJCDFP#31?
The R5F564MJCDFP#31 operates at a maximum frequency of 120 MHz using the RXv2 CPU core and delivers 240 DMIPS of processing performance. Its single-precision IEEE-754 floating-point unit (FPU) and dual multiply-accumulate units enable efficient signal processing and control algorithm execution without software emulation overhead.
Does the R5F564MJCDFP#31 support IEEE 1588 Precision Time Protocol?
Yes, the R5F564MJCDFP#31 includes a dedicated IEEE 1588-compliant PTP controller (EPTPC) tightly coupled to its dual Ethernet MACs. This hardware block provides nanosecond-resolution timestamping of Ethernet frames and supports master/slave clock synchronization - essential for time-critical industrial automation systems.
What package type and pin count does the R5F564MJCDFP#31 use?
The R5F564MJCDFP#31 uses a 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA) package designated PLQP0176KB-A, measuring 24 × 24 mm with 0.5 mm pitch. This package supports all high-speed peripherals including dual Ethernet, USB, and QSPI, and is rated for industrial temperature range (–40°C to +85°C).
How many Ethernet MAC interfaces does the R5F564MJCDFP#31 integrate?
The R5F564MJCDFP#31 integrates two fully independent IEEE 802.3-compliant Ethernet MAC controllers (ETHERC), each supporting 10/100 Mbps operation in full- or half-duplex mode with MII or RMII physical layer interfaces. Each MAC has dedicated EDMAC channels and shares access to the EPTPC for PTP timestamping.
What security features are implemented in hardware on the R5F564MJCDFP#31?
The R5F564MJCDFP#31 includes hardware AES-128/192/256, DES/T-DES, and SHA-1/224/256 engines; a memory protection unit (MPU); register write protection; trusted memory (blocks 8–9); and IEC 60730 safety features like oscillation-stop detection and A/D self-diagnostic - enabling secure boot, encrypted communications, and functional safety certification.
R5F564MJCDFP#31 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 552K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MJCDFP#31 FAQ
1.How can I place an order for R5F564MJCDFP#31 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MJCDFP#31 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MJCDFP#31 reliable?
The price and inventory of R5F564MJCDFP#31 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MJCDFP#31 is usually 5 days.
3.What payment methods are accepted for R5F564MJCDFP#31?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MJCDFP#31 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MJCDFP#31?
R5F564MJCDFP#31 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MJCDFP#31 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MJCDFP#31?
For technical support, including R5F564MJCDFP#31 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MJCDFP#31 requirements.
6.How does Aetrix verify that R5F564MJCDFP#31 is sourced from the original manufacturer or authorized distributors?
All R5F564MJCDFP#31 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MJCDFP#31 meets industry standards.
7.What is the process for return or replacement of R5F564MJCDFP#31?
All R5F564MJCDFP#31 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MJCDFP#31, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MJCDFP#31 part is unused and in its original packaging.
Return procedure for R5F564MJCDFP#31:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MJCDFP#31 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
