My Inquiry
My Account
Renesas R5F564MJGDFC#31
- Part No.:
- R5F564MJGDFC#31
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F564MJGDFC#31.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 176LFQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,538
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MJGDFC#31 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with single-precision IEEE-754 FPU, 4 MB on-chip code flash, 512 KB SRAM, and integrated IEEE 1588-compliant Ethernet MAC - designed for industrial automation gateways requiring deterministic real-time control, secure connectivity, and high-integration embedded processing.
For engineers reviewing the R5F564MJGDFC#31 datasheet, R5F564MJGDFC#31 pinout, R5F564MJGDFC#31 application, or R5F564MJGDFC#31 equivalent, this page delivers verified technical context, package-specific pin mapping, functional alternatives, and supply-chain support details essential for BOM validation, hardware design, and long-life industrial deployment.
Technical Context
The R5F564MJGDFC#31 implements the RXv2 CPU core with 240 DMIPS performance at 120 MHz, featuring CISC Harvard architecture, 5-stage pipeline, variable-length instructions, and memory protection unit (MPU) support. It integrates dual 12-bit A/D converters (8 + 21 channels), two 12-bit D/A channels, and a temperature sensor with ±1°C relative precision.
Its communication subsystem includes two IEEE 1588-compliant Ethernet MACs, full-speed USB 2.0 with battery charging (USBA), three CAN modules (ISO 11898-1), nine SCI interfaces (SCIg/SCIh), four SCIFA with 16-byte FIFOs, two I²C buses (up to 1 Mbps), quad SPI, SD host interface, and serial sound interface - all synchronized across multiple clock domains (ICLK up to 120 MHz, PCLKA/B up to 120/60 MHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit, 120 MHz max, 240 DMIPS, IEEE-754 single-precision FPU |
| Memory | 4 MB code flash (no wait states), 64 KB data flash (100k erase cycles), 512 KB SRAM, 32 KB ECC RAM, 8 KB standby RAM |
| ADC/DAC | Two 12-bit S12ADC units (8 + 21 ch), 0.48 µs/ch conversion; two 12-bit R12DA channels with amplifier/direct output |
| Connectivity | Dual IEEE 1588 Ethernet MAC, USBA (full-speed USB 2.0 + BC1.2), 3× CAN, 9× SCI, 4× SCIFA, 2× I²C, QSPI, SDHI, SSI, SRC |
| Timers & PWM | TPUa (6 ch), MTU3a (9 ch), GPTA (4 ch), CMT/CMTW, TMRb - supporting complementary PWM, dead-time insertion, and encoder phase counting |
| Security & Compliance | AES-128/192/256, DES/T-DES, SHA-1/224/256, HMAC, IEC 60730 self-test features (CRC, oscillation detection, A/D diagnostics) |
| Power & Temp | 2.7–3.6 V supply, 0.3 mA/MHz typical active current, –40°C to +105°C (G-version), four low-power modes including deep software standby |
Pinout & Package
Package: PLQP0176KB-A (176-pin LQFP, 24 × 24 mm, 0.5-mm pitch). Pin count and peripheral availability match 176-pin configuration per RX64M Group specification Table 1.2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V main supply; separate analog domains enable noise-isolated ADC/DAC operation |
| VBATT | Battery backup input | Enables RTC operation during main power loss; supports continuous timekeeping in deep standby |
| EXTAL / XTAL | Main crystal oscillator terminals | Supports 8–24 MHz external resonator for precise system clock generation and IEEE 1588 timestamp accuracy |
| MD0 / MD1 | Mode setting pins | Determine boot mode (SCI/USB/user) and operating mode at reset release; critical for firmware update path selection |
| ETXD0–ETXD3 / ETXCK / ERXD0–ERXD3 / ERXCK | Ethernet PHY interface | MII-compatible 8-bit parallel interface for external Ethernet PHY; enables dual-channel 10/100 Mbps operation |
| USBDP / USBDM | USB 2.0 differential data pair | Full-speed USB 2.0 physical layer interface; supports host/function/OTG with integrated transceiver and 8.5 KB buffer |
| TXD0 / RXD0 | SCI0 asynchronous serial interface | Primary debug and bootloader UART; supports configurable baud rate, parity, and framing via on-chip baud generator |
| AD00–AD07 / AD10–AD20 | Analog input channels | Unit 0: 8-channel, Unit 1: 21-channel 12-bit ADC inputs; include dedicated sample-and-hold and disconnection detection |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol | Hardware-accelerated timestamping in EPTPC block enables sub-microsecond synchronization for industrial Ethernet motion control |
| Background Operation (BGO) | Simultaneous code/data flash programming/erasing without CPU stall - critical for field firmware updates and data logging |
| Event Link Controller (ELC) | 119 internal event signals routed without CPU intervention - reduces latency for timer-triggered ADC sampling or PWM fault response |
| Trusted Memory (TM) Protection | Blocks 8 and 9 of code flash are read-protected; prevents unauthorized extraction of secure boot or encryption keys |
| IEC 60730 Class B Support | Integrated self-test suite (oscillation detection, CRC, A/D diagnostic, register write protection) simplifies functional safety certification |
Applications
| Industrial Ethernet Gateway | Smart Energy Metering Hub |
|---|---|
Use Scenario: Aggregating Modbus TCP, CANopen, and Profibus data from field devices into time-synchronized OPC UA over Ethernet. IC Role / Device Role / Timing Role: Primary application processor with dual IEEE 1588 Ethernet MACs handling packet timestamping, protocol stack execution, and real-time scheduling. Use Value: Hardware PTP acceleration ensures <1 µs clock skew across distributed nodes - meeting IEC 62439-3 PRP/HSR timing requirements. | Use Scenario: Multi-tariff electricity meter with tamper detection, load profiling, and remote firmware updates via cellular backhaul. IC Role / Device Role / Timing Role: Secure system-on-chip managing metrology ADC sampling, encrypted data storage, and signed OTA updates. Use Value: On-chip AES/SHA and trusted memory protect billing integrity; 64 KB data flash enables 10+ years of encrypted log retention. |
| Programmable Logic Controller (PLC) CPU Module | Factory Automation HMI Controller |
Use Scenario: Compact PLC executing ladder logic, motion control, and safety monitoring in space-constrained cabinet environments. IC Role / Device Role / Timing Role: Real-time controller running IEC 61131-3 runtime with deterministic interrupt latency (<1 µs) and hardware PWM for servo drive interfacing. Use Value: MTU3a complementary PWM with auto-dead-time insertion eliminates external gate drivers - reducing BOM cost and board area. | Use Scenario: Touch-based HMI with audio feedback, SD card logging, and dual-display output for machine status visualization. IC Role / Device Role / Timing Role: Multimedia-capable MCU driving LCD/TFT via RGB interface while processing voice prompts via SSI and SRC. Use Value: Integrated serial sound interface and sampling rate converter eliminate external audio codecs - enabling compact, low-noise UI design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEHDFC#31 | Same RX64M family, 176-pin LQFP, but with 2.5 MB flash, no USBA module, and only one Ethernet MAC | Lacks battery-charging USB and second Ethernet channel - suitable for cost-sensitive gateways without dual-network redundancy | Select when IEEE 1588 dual-Ethernet and USB BC1.2 are not required; lower code density suffices |
| R7FA6M2AF3CFP#AA0 | RX72M family successor: 240 MHz, enhanced EtherCAT slave support, same 176-pin LQFP footprint but different pinout and voltage rails | Targets higher-performance motion control with integrated EtherCAT slave; not pin-compatible or software drop-in | Choose for next-gen designs needing >200 MHz performance and industrial Ethernet protocol acceleration beyond IEEE 1588 |
Compared with R5F564MJGDFC#31, R5F565NEHDFC#31 offers reduced memory and connectivity at lower cost for simpler gateways, while R7FA6M2AF3CFP#AA0 provides architectural evolution with higher clock speed and EtherCAT - requiring PCB and firmware redesign but enabling advanced real-time industrial protocols.
Availability
R5F564MJGDFC#31 is available at Aetrix Electronics and suitable for industrial automation gateways, smart energy metering hubs, programmable logic controllers, factory HMIs, and secure IoT edge nodes requiring stable component supply across extended product lifecycles.
Supply support for R5F564MJGDFC#31 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX64M Group, including R5F564MJGDFC#31, was engineered for high-integration industrial control systems demanding real-time determinism, functional safety compliance (IEC 60730), and multi-protocol connectivity - especially where IEEE 1588 time synchronization and secure firmware updates are critical.
FAQ
What is the maximum operating frequency and DMIPS rating of the R5F564MJGDFC#31?
The R5F564MJGDFC#31 operates at a maximum frequency of 120 MHz and delivers 240 DMIPS performance. This is achieved through its RXv2 CPU core with 5-stage pipeline, single-cycle 32-bit multiply, and integrated single-precision IEEE-754 floating-point unit - enabling efficient execution of real-time control algorithms and protocol stacks without external coprocessors.
Does the R5F564MJGDFC#31 support IEEE 1588 Precision Time Protocol?
Yes, the R5F564MJGDFC#31 includes a dedicated PTP controller (EPTPC) tightly coupled to its dual Ethernet MACs, providing hardware timestamping for transmit and receive frames. This enables sub-microsecond clock synchronization essential for industrial applications like motion control and distributed I/O - confirmed in R01DS0173EJ0120 Rev.1.20 Section 1.1 and Figure 1.1.
What package type and pin count does the R5F564MJGDFC#31 use?
The R5F564MJGDFC#31 uses the PLQP0176KB-A package: a 176-pin LQFP measuring 24 × 24 mm with 0.5-mm pitch. This matches the "176-pin products" referenced in the datasheet for dual Ethernet, USBA, and full peripheral complement - distinct from 100-/144-/145-/177-pin variants.
How much on-chip flash and SRAM does the R5F564MJGDFC#31 integrate?
The R5F564MJGDFC#31 integrates 4 MB of on-chip code flash memory (with no wait states at 120 MHz), 64 KB of reprogrammable data flash (rated for 100,000 erase cycles), and 512 KB of high-speed SRAM. Additionally, it includes 32 KB of ECC-protected RAM and 8 KB of battery-backed standby RAM - all detailed in Table 1.1 of R01DS0173EJ0120 Rev.1.20.
Is the R5F564MJGDFC#31 qualified for industrial temperature range?
Yes, the R5F564MJGDFC#31 is rated for the G-version industrial temperature range of –40°C to +105°C. This is explicitly stated in the "Operating temp. range" section of the datasheet and aligns with its target applications in factory automation, energy infrastructure, and transportation systems exposed to harsh thermal environments.
R5F564MJGDFC#31 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 127
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 552K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MJGDFC#31 FAQ
1.How can I place an order for R5F564MJGDFC#31 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MJGDFC#31 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MJGDFC#31 reliable?
The price and inventory of R5F564MJGDFC#31 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MJGDFC#31 is usually 5 days.
3.What payment methods are accepted for R5F564MJGDFC#31?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MJGDFC#31 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MJGDFC#31?
R5F564MJGDFC#31 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MJGDFC#31 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MJGDFC#31?
For technical support, including R5F564MJGDFC#31 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MJGDFC#31 requirements.
6.How does Aetrix verify that R5F564MJGDFC#31 is sourced from the original manufacturer or authorized distributors?
All R5F564MJGDFC#31 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MJGDFC#31 meets industry standards.
7.What is the process for return or replacement of R5F564MJGDFC#31?
All R5F564MJGDFC#31 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MJGDFC#31, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MJGDFC#31 part is unused and in its original packaging.
Return procedure for R5F564MJGDFC#31:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MJGDFC#31 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
