My Inquiry
My Account
Renesas R5F564MJHDLK#21
- Part No.:
- R5F564MJHDLK#21
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F564MJHDLK#21.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 145TFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MJHDLK#21 from Renesas is a 32-bit RXv2 core microcontroller operating at up to 120 MHz (240 DMIPS), featuring 4 MB on-chip code flash, 512 KB SRAM, IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging support, CAN v2.0B (3 channels), and hardware AES/SHA encryption - deployed in industrial gateways requiring deterministic real-time control, secure connectivity, and multi-protocol edge processing.
For engineers reviewing the R5F564MJHDLK#21 datasheet, R5F564MJHDLK#21 pinout, R5F564MJHDLK#21 application, or R5F564MJHDLK#21 equivalent, this page delivers verified specifications, package mapping to PLQP0176KB-A (176-pin LQFP), validated pin functions, real-world use cases in industrial automation and secure IoT nodes, and two confirmed alternative MCUs with documented functional and interface differences.
Technical Context
The R5F564MJHDLK#21 implements the RXv2 CPU core with single-precision IEEE-754 FPU, dual multiply-accumulate units, and memory protection unit (MPU) - enabling deterministic real-time execution in safety-critical firmware. Its clock system integrates PLL, HOCO/LOCO oscillators, and independent PCLK domains (PCLKA up to 120 MHz, PCLKB up to 60 MHz) for precise peripheral timing.
It supports concurrent high-bandwidth data movement via 8-channel DMAC, 2-channel EXDMAC, and dedicated 3-channel EDMAC for Ethernet - paired with dual 12-bit A/D converters (29 total channels), 2-channel D/A, RTC with battery backup, and IEC60730-compliant self-test features including CRC, oscillation-stop detection, and A/D diagnostic modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Memory | 4 MB code flash (no wait states @ 120 MHz), 64 KB data flash (100k erase cycles), 512 KB SRAM, 32 KB ECC RAM |
| Operating Voltage | 2.7 V to 3.6 V single supply; supports deep software standby with 8 KB backup RAM |
| Connectivity | Dual IEEE 1588 Ethernet MAC (MII/RMII), USB 2.0 FS host/function with battery charging, 3× CAN, 9× SCI, 4× SCIFA, 2× RIIC, QSPI, SDHI |
| Analog Peripherals | Two 12-bit S12ADC units (8 + 21 channels), 2× R12DA channels, on-die temperature sensor (±1°C) |
| Security | Optional AES-128/192/256, DES/T-DES, SHA-1/224/256, HMAC, and register write protection |
| Package | PLQP0176KB-A: 176-pin LQFP, 24 × 24 mm, 0.5 mm pitch, –40°C to +85°C (D-version) |
Pinout & Package
Package: PLQP0176KB-A - 176-pin Low-profile Quad Flat Package, 24 mm × 24 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital/analog supplies enable noise isolation; AVCC1 powers A/D and D/A circuits |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal for precise system clock generation and IEEE 1588 timestamp accuracy |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3-compliant MDIO bus for PHY configuration and status monitoring |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed transceiver | Integrated PHY with battery charging detection (BC1.2 compliant); no external resistors required |
| CAN0_TX / CAN0_RX | Channel 0 CAN differential pair | ISO 11898-1 compliant; 32 mailbox buffers per channel support prioritized message handling |
| SD0_CLK / SD0_CMD / SD0_DAT0–3 | SD host interface signals | 1- or 4-bit SD bus supporting SD Memory Card v3.01 and SDIO v3.00; CRC7/CRC16 error checking |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol | Hardware-accelerated timestamping in EPTPC block enables sub-microsecond synchronization across industrial Ethernet networks |
| IEC60730 Class B Support | Integrated self-test suite includes A/D diagnostic, oscillator stop detection, CRC engine, and register lock protection for functional safety certification |
| Event Link Controller (ELC) | 119 internal event signals routed without CPU intervention - e.g., TPU trigger → A/D conversion start → DMAC transfer → interrupt |
| Flexible Clock Domains | Independent PCLKA (120 MHz), PCLKB (60 MHz), PCLKC/D (60 MHz) allow optimized power/performance trade-offs per peripheral group |
| Secure Boot & Trusted Memory | TM function blocks read access to flash blocks 8–9; boot ROM validates signature before executing user code |
Applications
| Industrial Ethernet Gateway | Secure Edge Node Controller |
|---|---|
Use Scenario: Aggregating Modbus TCP, CANopen, and EtherCAT fieldbus data into time-synchronized IEEE 1588 Ethernet backbone. IC Role / Device Role / Timing Role: Primary application processor with dual Ethernet MACs, hardware PTP timestamping, and real-time RTOS scheduling. Use Value: Eliminates external timestamping hardware; deterministic 120 MHz CPU ensures <10 µs jitter in packet forwarding and protocol translation. |
Use Scenario: Local decision-making node in smart grid substations performing encrypted telemetry upload and local fault tripping. IC Role / Device Role / Timing Role: Secure MCU with AES/SHA crypto engines, tamper-resistant flash, and watchdog supervision for SIL-2 compliance. Use Value: On-chip encryption reduces BOM cost vs. external secure element; IEC60730 diagnostics accelerate functional safety validation. |
| Human-Machine Interface (HMI) | Programmable Logic Controller (PLC) I/O Module |
Use Scenario: Touch-enabled panel with audio feedback, SD card logging, and USB device-mode firmware updates. IC Role / Device Role / Timing Role: Application controller with SSI audio interface, SDHI, USBA with battery charging, and 12-bit D/A for analog output. Use Value: Integrated 8.5 KB USB buffer and 16-byte SCIFA FIFOs prevent data loss during simultaneous display refresh and logging. |
Use Scenario: Distributed I/O module acquiring analog sensor data, executing PID loops, and communicating over CAN and Ethernet. IC Role / Device Role / Timing Role: Real-time controller with dual 12-bit A/D (29 channels), 2× D/A, 29 timers, and CAN/Ethernet dual-network redundancy. Use Value: Simultaneous sampling across 21 A/D channels with programmable sample-and-hold eliminates phase skew in multi-sensor measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEHDFP#30 | Same RX64M family, 144-pin LQFP (PLQP0144KA-A), 2.5 MB flash, 384 KB SRAM, single Ethernet MAC, no USB battery charging | Suitable for space-constrained controllers where dual Ethernet or USB BC is unnecessary | Select when footprint reduction and lower cost outweigh dual-network redundancy and charging capability |
| R5F566TEHDFP#30 | RX66T family, 144-pin LQFP, 2.5 MB flash, 384 KB SRAM, enhanced PWM (GPTP), no Ethernet, added encoder interfaces | Optimized for motor control with 3-phase complementary PWM, dead-time insertion, and position capture - not networking | Choose for servo drives or inverters requiring advanced timer precision and no Ethernet/USB connectivity |
Compared with R5F564MJHDLK#21, R5F565NEHDFP#30 trades dual Ethernet and USB battery charging for smaller size and lower cost, while R5F566TEHDFP#30 replaces networking peripherals with motor-control-optimized timers and encoders - making each alternative purpose-fit rather than drop-in compatible.
Availability
R5F564MJHDLK#21 is available at Aetrix Electronics and suitable for industrial gateways, secure edge controllers, HMI panels, and PLC I/O modules requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F564MJHDLK#21 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX64M Group - including R5F564MJHDLK#21 - was designed for high-performance industrial automation systems demanding real-time determinism, multi-protocol connectivity, functional safety, and hardware security in a single chip.
FAQ
What is the maximum operating frequency and performance rating of the R5F564MJHDLK#21?
The R5F564MJHDLK#21 operates at a maximum frequency of 120 MHz and delivers 240 DMIPS of processing performance. This is achieved using the RXv2 CPU core with a 5-stage pipeline, single-cycle 32-bit multiplier, and integrated single-precision IEEE-754 floating-point unit - enabling efficient execution of real-time control algorithms and protocol stacks in industrial applications.
Does the R5F564MJHDLK#21 support IEEE 1588 Precision Time Protocol?
Yes, the R5F564MJHDLK#21 includes a dedicated PTP controller (EPTPC) tightly coupled to its dual Ethernet MACs, providing hardware timestamping for IEEE 1588-2008 (PTPv2) with sub-microsecond resolution. This enables precise time synchronization across distributed industrial Ethernet networks without CPU overhead or external timing ICs.
What package type and pin count does the R5F564MJHDLK#21 use?
The R5F564MJHDLK#21 uses the PLQP0176KB-A package: a 176-pin Low-profile Quad Flat Package measuring 24 mm × 24 mm with 0.5 mm pitch. It is rated for industrial temperature range (–40°C to +85°C) and features an exposed thermal pad for enhanced heat dissipation in high-throughput applications.
How many A/D and D/A converter channels does the R5F564MJHDLK#21 include?
The R5F564MJHDLK#21 integrates two independent 12-bit A/D converter units - S12ADC0 with 8 input channels and S12ADC1 with 21 input channels - plus two 12-bit D/A converter channels (R12DA). Both A/D units support self-diagnostic mode, analog input disconnection detection, and flexible trigger sources including TPU, GPT, and external events.
Is hardware encryption available on the R5F564MJHDLK#21?
Yes, the R5F564MJHDLK#21 offers optional on-chip cryptographic acceleration including AES-128/192/256, DES/T-DES, SHA-1/224/256, and HMAC. These engines operate independently of the CPU, enabling secure boot, encrypted firmware updates, and authenticated communication without compromising real-time performance - critical for IEC62443-compliant industrial devices.
R5F564MJHDLK#21 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 552K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MJHDLK#21 FAQ
1.How can I place an order for R5F564MJHDLK#21 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MJHDLK#21 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MJHDLK#21 reliable?
The price and inventory of R5F564MJHDLK#21 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MJHDLK#21 is usually 5 days.
3.What payment methods are accepted for R5F564MJHDLK#21?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MJHDLK#21 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MJHDLK#21?
R5F564MJHDLK#21 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MJHDLK#21 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MJHDLK#21?
For technical support, including R5F564MJHDLK#21 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MJHDLK#21 requirements.
6.How does Aetrix verify that R5F564MJHDLK#21 is sourced from the original manufacturer or authorized distributors?
All R5F564MJHDLK#21 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MJHDLK#21 meets industry standards.
7.What is the process for return or replacement of R5F564MJHDLK#21?
All R5F564MJHDLK#21 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MJHDLK#21, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MJHDLK#21 part is unused and in its original packaging.
Return procedure for R5F564MJHDLK#21:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MJHDLK#21 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
