Renesas R5F564MJHGFB#V1
- Part No.:
- R5F564MJHGFB#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F564MJHGFB#V1.pdf
- Description:
- IC MCU 32BIT 3MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,987
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MJHGFB#V1 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with integrated FPU, 4 MB code flash, 512 KB SRAM, IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging, CAN (3 channels), and 12-bit A/D (29 total channels). It serves as the main application processor in industrial gateways requiring real-time control, secure connectivity, and deterministic timing.
For engineers reviewing the R5F564MJHGFB#V1 datasheet, R5F564MJHGFB#V1 pinout, R5F564MJHGFB#V1 application, or R5F564MJHGFB#V1 equivalent, key selection criteria include its 177-pin TFLGA package, -40°C to +105°C operating range (G-version), dual Ethernet with PTP support, on-chip AES/SHA encryption, and 127 general-purpose I/O pins with 5-V tolerance on 19 pins.
Technical Context
The R5F564MJHGFB#V1 implements the RXv2 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It executes at 240 DMIPS and supports single-precision IEEE-754 floating-point arithmetic, two MAC units, and hardware divider with 2-cycle latency.
Its clock system integrates PLL, HOCO (16/18/20 MHz), LOCO (240 kHz), and IWDT-dedicated oscillator, allowing independent domain clocks: ICLK up to 120 MHz for CPU, PCLKA up to 120 MHz for Ethernet/USB/AES, PCLKB up to 60 MHz for timers/peripherals, and PCLKC/PCLKD up to 60 MHz for ADC units.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Flash Memory | 4 MB code flash with zero-wait-state access at 120 MHz; supports background programming/erasing |
| RAM | 512 KB SRAM (no wait states), 32 KB ECC RAM (SEC-DED), 8 KB standby RAM with VBATT backup |
| ADC | Dual 12-bit S12ADC: Unit 0 (8 ch), Unit 1 (21 ch); conversion time 0.48 µs/channel @ 12-bit |
| Ethernet | Dual IEEE 1588-compliant MAC with MII/RMII; EDMACa provides 3 DMA channels (2 for ETHERC, 1 for EPTPC) |
| USB | USBA module: Full-speed USB 2.0 host/function with battery charging support; 8.5 KB on-chip RAM buffer |
| Security | Optional AES-128/192/256, DES/T-DES, SHA-1/224/256, HMAC; trusted memory protects flash blocks 8–9 |
| Package | PTLG0177KA-A: 177-pin TFLGA, 8 mm × 8 mm, 0.5-mm pitch, G-version (−40°C to +105°C) |
Pinout & Package
PTLG0177KA-A is a 177-pin Thin Fine-Pitch Land Grid Array (TFLGA) package measuring 8 mm × 8 mm with 0.5-mm pitch, designed for high-density industrial PCB layouts and thermal performance in extended temperature environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Core/analog power domains; require separate decoupling; AVCC0/AVCC1 supply ADC/DAC reference |
| VBATT | Battery backup supply | Enables RTC operation during main power loss; connects to coin cell or supercapacitor |
| RES# | Active-low reset input | Hardware reset assertion; internal pull-up; compatible with open-drain reset supervisors |
| CLKIN, CLKOUT | External crystal interface | Supports 8–24 MHz crystal/resonator for main clock; CLKOUT provides buffered output |
| ETXD0–7, ETXCK, ERXD0–7, ERXCK | Ethernet PHY interface | MII mode signals for dual Ethernet MAC; requires external PHY or integrated PHY routing |
| USBDP/USBDM | USB 2.0 differential pair | Full-speed USB 2.0 physical layer; integrated transceiver eliminates external PHY requirement |
| TXD0–3, RXD0–3 | SCI/SCIFA serial interfaces | Up to 4 SCIFA channels with 16-byte FIFOs; support asynchronous/clock-synchronous modes |
| AD00–AD28 | Analog input channels | 29 total ADC inputs across two units; includes dedicated sample-and-hold for 3 channels (Unit 0) |
| DA00, DA01 | Digital-to-analog outputs | Two 12-bit DAC channels; selectable amplifier output (0.2 V to AVCC1 − 0.2 V) or direct output (0–AVCC1) |
| MTIOC0A–MTIOC8A | MTU3 timer I/O | 9-channel multifunction timer with complementary PWM, dead-time insertion, and phase counting for motor control |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol | Hardware-accelerated timestamping in EPTPC block enables sub-microsecond synchronization for industrial Ethernet networks |
| Background Flash Programming | Code/data flash reprogramming during active application execution without CPU stall or interrupt latency penalty |
| Event Link Controller (ELC) | 119 internal event signals routed without CPU intervention-e.g., TPU trigger → ADC start → DMA transfer → interrupt |
| Secure Boot & Trusted Memory | TM function prevents read-out of flash blocks 8–9; supports secure firmware update and root-of-trust implementation |
| Industrial Temperature Range | G-version rating (−40°C to +105°C) ensures reliable operation in factory automation, energy metering, and transportation systems |
| 5-V Tolerant I/O Pins | 19 GPIO pins tolerate 5-V logic levels, simplifying interface with legacy industrial sensors and actuators |
Applications
| Industrial Ethernet Gateway | Smart Energy Metering System |
|---|---|
Use Scenario: Aggregating Modbus TCP, CANopen, and BACnet MS/TP traffic across multiple field buses into a unified IEEE 1588-synchronized Ethernet backbone. IC Role / Device Role / Timing Role: Primary application MCU executing protocol stacks, managing dual Ethernet interfaces with hardware timestamping, and performing real-time scheduling via MTU3/GPT timers. Use Value: Deterministic PTP synchronization (<1 µs jitter) enables precise time-stamping of energy consumption events across distributed grid nodes. | Use Scenario: High-accuracy electricity meter with tariff switching, tamper detection, and secure remote firmware updates over cellular or Power Line Communication (PLC). IC Role / Device Role / Timing Role: Main controller handling metrology calculations (via FPU), secure AES-encrypted data transmission, and RTC-based billing cycle management. Use Value: On-chip AES/SHA accelerators reduce crypto overhead by >90% vs. software-only implementation, preserving CPU cycles for metrology algorithms. |
| Programmable Logic Controller (PLC) CPU Module | Automotive Diagnostic Tool Platform |
Use Scenario: Compact PLC CPU supporting ladder logic execution, motion control (3-phase inverter PWM), and EtherCAT slave functionality via external PHY. IC Role / Device Role / Timing Role: Real-time controller generating synchronized complementary PWM waveforms using MTU3's dead-time compensation and phase-counting mode. Use Value: Hardware-enforced non-overlapping PWM outputs prevent shoot-through in IGBT/MOSFET half-bridges, eliminating need for external gate drivers with dead-time logic. | Use Scenario: Handheld OBD-II diagnostic tool with USB-C connectivity, CAN FD support (via external transceiver), and secure firmware signing verification. IC Role / Device Role / Timing Role: Host processor running embedded Linux/RTOS, interfacing with CAN bus via built-in ISO 11898-1 controller and validating firmware signatures using on-chip SHA-256/HMAC. Use Value: Integrated CAN controller with 32-mailbox FIFO reduces host CPU load by 70% during multi-frame UDS diagnostics sessions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEHDFB#V0 | Same RX65N Group; 120 MHz, 2 MB flash, 384 KB SRAM, no Ethernet MAC, adds TrustZone-based secure boot | Lacks dual Ethernet and PTP; targets security-first edge nodes where network sync is secondary to firmware integrity | Select when cryptographic isolation and secure boot outweigh deterministic timing requirements |
| STM32H743ZIT6 | ARM Cortex-M7 @ 480 MHz; 2 MB flash, 1 MB RAM; single Ethernet MAC (no IEEE 1588), no on-chip USB PHY | Higher CPU throughput but lacks hardware PTP acceleration and integrated USB transceiver; requires external PHY and USB level-shifter | Choose for compute-intensive DSP workloads where Ethernet precision is managed externally |
Compared with R5F564MJHGFB#V1, the R5F565NEHDFB#V0 trades Ethernet/PTP capability for enhanced security primitives, while the STM32H743ZIT6 delivers higher raw MIPS but increases BOM cost and layout complexity due to missing integrated peripherals.
Availability
R5F564MJHGFB#V1 is available at Aetrix Electronics and suitable for industrial gateways, smart energy meters, programmable logic controllers, and automotive diagnostic tools requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for R5F564MJHGFB#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices for industrial, automotive, and infrastructure markets.
The RX64M Group-including R5F564MJHGFB#V1-is engineered for real-time industrial connectivity, integrating dual Ethernet with IEEE 1588, secure USB, CAN, and high-resolution analog peripherals in a single chip for deterministic control systems.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F564MJHGFB#V1?
The R5F564MJHGFB#V1 operates at a maximum frequency of 120 MHz using the RXv2 32-bit CISC CPU core with 5-stage pipeline and variable-length instructions. It delivers 240 DMIPS performance and includes single-precision IEEE-754 floating-point unit, two MAC units, and hardware divider. This architecture enables efficient real-time control and signal processing in industrial applications where deterministic timing is critical. The R5F564MJHGFB#V1 leverages this core to execute complex protocol stacks and control algorithms without external co-processors.
Does the R5F564MJHGFB#V1 support IEEE 1588 Precision Time Protocol, and how is it implemented?
Yes, the R5F564MJHGFB#V1 includes a dedicated IEEE 1588-compliant PTP controller (EPTPC) tightly coupled to its dual Ethernet MAC (ETHERC). Timestamping is performed in hardware on packet ingress/egress with sub-microsecond resolution, independent of CPU load. The EPTPC synchronizes with MTU3/GPT timers for accurate clock correction and supports one-step and two-step timestamping modes. This enables the R5F564MJHGFB#V1 to serve as a boundary clock or transparent clock in time-sensitive networking applications such as industrial automation and power substations.
What are the memory resources available on the R5F564MJHGFB#V1?
The R5F564MJHGFB#V1 integrates 4 MB of on-chip code flash memory with zero-wait-state access at 120 MHz, 64 KB of reprogrammable data flash (100,000 erase/write cycles), 512 KB of high-speed SRAM, 32 KB of ECC-protected RAM (SEC-DED), and 8 KB of standby RAM backed by VBATT. These resources allow concurrent firmware execution, secure data logging, real-time buffering for Ethernet/USB traffic, and fail-safe state retention during brownout conditions-all within a single R5F564MJHGFB#V1 device.
How does the R5F564MJHGFB#V1 handle analog-to-digital conversion, and what is its resolution?
The R5F564MJHGFB#V1 features two independent 12-bit A/D converters (S12ADC Unit 0 with 8 channels, Unit 1 with 21 channels), supporting configurable resolution of 8-, 10-, or 12-bit per conversion. Conversion time is 0.48 µs per channel at 12-bit resolution. Each unit includes sample-and-hold circuitry, self-diagnostic functions, analog input disconnection detection, and flexible triggering (software, timer, or external event). This makes the R5F564MJHGFB#V1 suitable for high-fidelity sensor acquisition in energy metering and motor control systems.
What package type and temperature grade does the R5F564MJHGFB#V1 use?
The R5F564MJHGFB#V1 uses the PTLG0177KA-A package: a 177-pin Thin Fine-Pitch Land Grid Array measuring 8 mm × 8 mm with 0.5-mm pitch. It is rated for the G-version industrial temperature range of −40°C to +105°C, making it suitable for deployment in harsh environments such as factory floors, outdoor energy infrastructure, and vehicle-mounted diagnostic equipment. This package supports fine-pitch routing and efficient thermal dissipation required for sustained 120-MHz operation.
R5F564MJHGFB#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MJHGFB#V1 FAQ
1.How can I place an order for R5F564MJHGFB#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MJHGFB#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MJHGFB#V1 reliable?
The price and inventory of R5F564MJHGFB#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MJHGFB#V1 is usually 5 days.
3.What payment methods are accepted for R5F564MJHGFB#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MJHGFB#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MJHGFB#V1?
R5F564MJHGFB#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MJHGFB#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MJHGFB#V1?
For technical support, including R5F564MJHGFB#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MJHGFB#V1 requirements.
6.How does Aetrix verify that R5F564MJHGFB#V1 is sourced from the original manufacturer or authorized distributors?
All R5F564MJHGFB#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MJHGFB#V1 meets industry standards.
7.What is the process for return or replacement of R5F564MJHGFB#V1?
All R5F564MJHGFB#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MJHGFB#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MJHGFB#V1 part is unused and in its original packaging.
Return procedure for R5F564MJHGFB#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MJHGFB#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

