Renesas R5F564MLCDFC#31
- Part No.:
- R5F564MLCDFC#31
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F564MLCDFC#31.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 176LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,012
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MLCDFC#31 from Renesas is a 32-bit RXv2 core microcontroller operating at up to 120 MHz (240 DMIPS), featuring 4 MB on-chip code flash, 512 KB SRAM, IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging support, and integrated 12-bit A/D and D/A converters. It targets industrial automation controllers requiring real-time deterministic communication, secure firmware execution, and high-precision analog sensing.
For engineers reviewing the R5F564MLCDFC#31 datasheet, R5F564MLCDFC#31 pinout, R5F564MLCDFC#31 application, or R5F564MLCDFC#31 equivalent, key selection criteria include its 176-pin LFBGA package (PLQP0176KB-A), dual-channel Ethernet with PTP hardware timestamping, on-chip AES/SHA encryption, and support for IEC60730 functional safety compliance via built-in self-test features.
Technical Context
The R5F564MLCDFC#31 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates dual independent clock domains: ICLK up to 120 MHz for CPU/core logic, and PCLKA/PCLKB up to 120/60 MHz respectively for peripheral modules including ETHERC, USBA, and S12AD.
Its memory subsystem includes 4 MB zero-wait-state code flash with background programming, 64 KB reprogrammable data flash (100,000 erase cycles), 512 KB SRAM (no wait states), and 32 KB ECC-protected RAM with SEC-DED error correction-enabling robust operation in mission-critical embedded systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Max Operating Frequency | 120 MHz system clock (ICLK); supports 120 MHz PCLKA for Ethernet/USB |
| Memory | 4 MB code flash (no wait states), 64 KB data flash, 512 KB SRAM, 32 KB ECC RAM |
| Analog Peripherals | Dual 12-bit A/D converters (8 + 21 channels), two 12-bit D/A channels with op-amp output option |
| Communication Interfaces | Dual IEEE 1588 Ethernet MAC, full-speed USB 2.0 with battery charging (USBA), 3× CAN, 9× SCI, 4× SCIFA, 2× RIIC, QSPI, SDHI |
| Security & Safety | AES-128/192/256, DES/TDES, SHA-1/224/256, CRC, IWDTa, oscillation-stop detection, A/D self-diagnostic |
| Package & Pins | 176-pin LFBGA (PLQP0176KB-A, 24 × 24 mm, 0.5 mm pitch), 127 general-purpose I/O pins with 5-V tolerance |
Pinout & Package
Package: PLQP0176KB-A - 176-pin Low-Profile Fine-Pitch Ball Grid Array, 24 mm × 24 mm, 0.5 mm pitch, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Core/analog power rails (2.7–3.6 V); separate AVCC domains enable noise-isolated analog operation |
| RES# | Active-low reset input | Hardware reset assertion; internal POR/LVD circuits provide autonomous reset generation without external components |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal; enables precise timing for Ethernet PTP and RTC synchronization |
| ETXD0–ETXD3 / ETXCK / ETRXDV / ERXDV | Ethernet PHY interface signals | Direct MII/RMII connection to external PHY; dual-channel routing supports redundant or multi-port industrial networking |
| USBDP / USBDM | USB 2.0 full-speed differential pair | Integrated transceiver with 8.5 KB buffer; supports host/function/OTG with battery charging detection per USB BC 1.2 |
| AD00–AD28 | Analog input channels | 29 total A/D inputs across two units; unit 1 provides 21 channels for sensor fusion in motor control or PLC I/O expansion |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Hardware Timestamping | Dedicated PTP controller (EPTPC) synchronizes Ethernet frames to sub-microsecond accuracy without CPU overhead |
| IEC60730 Class B Support | On-chip oscillation-stop detection, CRC engine, A/D self-test, register write protection, and IWDTa meet functional safety requirements |
| Background Flash Operations | Code/data flash supports concurrent read-while-write (BGO), enabling seamless firmware updates during runtime |
| Event Link Controller (ELC) | 119 internal event signals routed without CPU intervention-e.g., TPU trigger → A/D conversion → DMA transfer |
| Secure Boot & Trusted Memory | Trusted Memory (TM) blocks 8–9 prevent unauthorized read-out of critical firmware; AES/SHA accelerate secure boot verification |
Applications
| Industrial Ethernet PLC | Smart Energy Gateway |
|---|---|
|
Use Scenario: Real-time I/O control and protocol bridging (Modbus TCP ↔ EtherCAT) in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Primary application processor executing RTOS, managing dual Ethernet interfaces with hardware PTP timestamping, and sampling analog sensors at 100 kSPS. Use Value: Deterministic sub-10 µs Ethernet latency and synchronized A/D sampling eliminate need for external timing co-processors. |
Use Scenario: Multi-protocol energy metering gateway aggregating data from smart meters (DLMS/COSEM over RS485), solar inverters (SunSpec Modbus), and cloud via TLS-secured Ethernet. IC Role / Device Role / Timing Role: Secure host MCU handling encrypted TLS stack, SDHI-based firmware logging, and AES-accelerated DLMS security suites. Use Value: On-chip AES/SHA offloads 95% of crypto computation from main CPU, extending battery life in backup-powered gateways. |
| Factory Automation HMI | Medical Diagnostic Interface |
|
Use Scenario: Touch-enabled human-machine interface panel with local logic for machine state monitoring, alarm management, and recipe storage. IC Role / Device Role / Timing Role: Application controller running Linux Lite, driving parallel RGB LCD via GPIO expansion, and communicating with PLCs via CAN and Ethernet. Use Value: 127 GPIOs with 5-V tolerance simplify direct interfacing to legacy 5V industrial sensors and displays without level shifters. |
Use Scenario: Portable ultrasound or patient monitor front-end processing analog signals from transducers and ECG electrodes before digital transmission. IC Role / Device Role / Timing Role: Mixed-signal controller acquiring 12-bit A/D data from 21-channel analog front-end, applying real-time FIR filtering, and streaming over USB to host PC. Use Value: Dual S12AD units with sample-and-hold and digital comparison enable simultaneous acquisition and threshold-triggered capture for arrhythmia detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEHDFC#31 | Same RX64M family, 176-pin LFBGA, but with 2.5 MB flash, no USBA module, and single Ethernet channel | Lacks battery-charging USB and second Ethernet MAC; suitable for cost-sensitive single-network edge nodes | Select when dual Ethernet and USB BC 1.2 are not required-reduces BOM cost by ~12% |
| R7FA6M2AF3CFP#AA0 | RX72M series successor: 240 MHz CPU, 1 MB flash, single Ethernet, enhanced security (TRNG, secure boot ROM) | Higher performance but smaller memory and no USBA; targets next-gen designs needing higher throughput over legacy compatibility | Choose for new designs prioritizing future-proof security and compute headroom over pin compatibility with existing RX64M layouts |
Compared with R5F564MLCDFC#31, R5F565NEHDFC#31 offers reduced feature set at lower cost for simpler network edge devices, while R7FA6M2AF3CFP#AA0 delivers higher CPU performance and modern security but requires PCB redesign due to different pinout and package (100-pin LQFP).
Availability
R5F564MLCDFC#31 is available at Aetrix Electronics and suitable for industrial automation controllers, smart energy gateways, factory HMI panels, and medical diagnostic interfaces requiring stable component supply across extended product lifecycles.
Supply support for R5F564MLCDFC#31 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX64M Group-including R5F564MLCDFC#31-is engineered for real-time industrial connectivity, integrating dual Ethernet, USB, CAN, and functional safety features to replace discrete communication and control subsystems in PLCs and HMIs.
FAQ
What is the maximum operating frequency and CPU performance of the R5F564MLCDFC#31?
The R5F564MLCDFC#31 operates at a maximum system clock frequency of 120 MHz using the RXv2 32-bit CPU core, delivering 240 DMIPS of computational performance. Its Harvard architecture with 5-stage pipeline and variable-length instruction set enables efficient code execution and low power consumption per MIPS, making it suitable for real-time industrial control tasks where deterministic timing is critical.
Does the R5F564MLCDFC#31 support IEEE 1588 Precision Time Protocol?
Yes, the R5F564MLCDFC#31 includes a dedicated PTP controller (EPTPC) compliant with IEEE 1588-2008, tightly coupled to its dual Ethernet MAC modules. This enables hardware timestamping of Ethernet frames with sub-microsecond accuracy, eliminating software-induced jitter and supporting time-sensitive networking in industrial automation and power substation applications.
What analog peripherals are integrated into the R5F564MLCDFC#31?
The R5F564MLCDFC#31 integrates two independent 12-bit A/D converters (S12ADC): Unit 0 with 8 channels and Unit 1 with 21 channels, plus two 12-bit D/A channels (R12DA). It supports selectable resolution (8/10/12 bits), sample-and-hold with channel-dedicated circuitry, digital comparison, self-diagnostic functions, and analog input disconnection detection-ideal for sensor-rich industrial environments.
Is the R5F564MLCDFC#31 qualified for functional safety standards like IEC60730?
Yes, the R5F564MLCDFC#31 includes multiple hardware features certified for IEC60730 Class B compliance: oscillation-stop detection, CRC calculation unit, independent watchdog timer (IWDTa), A/D converter self-test, register write protection, and memory ECC. These capabilities allow developers to implement safety-critical monitoring and recovery functions without external components.
What package type and pin count does the R5F564MLCDFC#31 use?
The R5F564MLCDFC#31 uses a 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA) package designated PLQP0176KB-A, measuring 24 mm × 24 mm with 0.5 mm ball pitch. It provides 127 general-purpose I/O pins, including 19 with 5-V tolerance, supporting direct interfacing with legacy industrial sensors and actuators without level-shifting circuitry.
R5F564MLCDFC#31 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 127
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 552K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MLCDFC#31 FAQ
1.How can I place an order for R5F564MLCDFC#31 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MLCDFC#31 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MLCDFC#31 reliable?
The price and inventory of R5F564MLCDFC#31 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MLCDFC#31 is usually 5 days.
3.What payment methods are accepted for R5F564MLCDFC#31?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MLCDFC#31 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MLCDFC#31?
R5F564MLCDFC#31 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MLCDFC#31 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MLCDFC#31?
For technical support, including R5F564MLCDFC#31 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MLCDFC#31 requirements.
6.How does Aetrix verify that R5F564MLCDFC#31 is sourced from the original manufacturer or authorized distributors?
All R5F564MLCDFC#31 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MLCDFC#31 meets industry standards.
7.What is the process for return or replacement of R5F564MLCDFC#31?
All R5F564MLCDFC#31 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MLCDFC#31, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MLCDFC#31 part is unused and in its original packaging.
Return procedure for R5F564MLCDFC#31:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MLCDFC#31 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

