Renesas R5F564MLDDBG#21
- Part No.:
- R5F564MLDDBG#21
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LFBGA
- Datasheet:
-
R5F564MLDDBG#21.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 176LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MLDDBG#21 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with single-precision FPU, 4 MB on-chip code flash, 512 KB SRAM (no wait states), IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging support, and CAN 2.0B - deployed in industrial gateways requiring deterministic real-time control, secure connectivity, and multi-protocol edge processing.
For engineers reviewing the R5F564MLDDBG#21 datasheet, R5F564MLDDBG#21 pinout, R5F564MLDDBG#21 application, or R5F564MLDDBG#21 equivalent, key selection criteria include its 177-pin TFLGA package, dual-channel Ethernet with PTP hardware timestamping, USBA module with 8.5 KB buffer, 21-channel S12AD unit, and AES/SHA cryptographic acceleration - all operating across –40°C to +105°C.
Technical Context
The R5F564MLDDBG#21 implements the RXv2 CPU core with 240 DMIPS at 120 MHz, Harvard architecture, 5-stage pipeline, and variable-length instructions. It integrates dual independent clock domains: ICLK up to 120 MHz for CPU/core logic, and PCLKA up to 120 MHz for high-speed peripherals including ETHERC, USBA, and AES.
Its peripheral subsystem includes three CAN modules (32 mailboxes each), two IEEE 1588-capable Ethernet controllers with dedicated EDMAC channels (3 total), and a USBA module supporting OTG and battery charging - all confirmed for the 177-pin TFLGA variant per Table 1.2 of R01DS0173EJ0120 Rev.1.20.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Max Operating Frequency | 120 MHz system clock (ICLK); supports zero-wait 4 MB flash access |
| Memory | 4 MB code flash, 64 KB data flash (100k erase cycles), 512 KB SRAM (no wait), 32 KB ECC RAM |
| Ethernet | Dual IEEE 1588-compliant MACs with MII/RMII, PTP timestamping, and 3-channel EDMAC |
| USB | USBA module: full-speed USB 2.0 host/function/OTG with battery charging, 8.5 KB on-chip RAM buffer |
| Analog | Two 12-bit ADC units (8 + 21 channels), 2 × 12-bit DAC, on-chip temperature sensor (±1°C) |
| Crypto | Hardware AES (128/192/256), DES/TDES, SHA-1/SHA-224/SHA-256, HMAC |
Pinout & Package
Package: PTLG0177KA-A, 177-pin TFLGA, 8 mm × 8 mm, 0.5-mm pitch, –40°C to +105°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital/analog domains; AVCC1 powers ADC/DAC; all rated 2.7–3.6 V |
| VBATT | Battery backup supply | Enables RTC operation during main power loss; connects to coin-cell or backup source |
| ETXD0–ETXD3, ETXCK, ERXD0–ERXD3, ERXCK | Ethernet PHY interface | Supports MII (8-bit parallel) or RMII (2-bit) physical layer connection per channel |
| USBDP/USBDM | USB 2.0 differential pair | Full-speed (12 Mbps) signaling; integrated transceiver eliminates external PHY requirement |
| TXDn/RXDn (SCIg/h) | Serial communication I/O | Up to 9 SCI channels; SCIh supports LIN protocol; SCIg supports smart-card and simplified SPI/I²C modes |
| AD00–AD20 | Analog input channels | 21-channel S12AD Unit 1; supports simultaneous sampling, self-diagnostic, and disconnection detection |
| DA00/DA01 | Digital-to-analog outputs | 2-channel 12-bit DAC; selectable amplifier output (0.2 V to AVCC1–0.2 V) or direct output (0–AVCC1) |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Hardware Timestamping | Dedicated PTP controller (EPTPC) enables sub-microsecond time synchronization for industrial Ethernet networks |
| USBA with Battery Charging | Integrated USB battery charging detection (BC1.2) and 8.5 KB buffer enable embedded host-side charging without external IC |
| Event Link Controller (ELC) | 119 internal event signals routed without CPU intervention - e.g., TPU trigger → ADC start → DMA transfer |
| Secure Boot & Trusted Memory | Trusted Memory (TM) blocks 8–9 protect boot code; hardware crypto accelerates firmware signature verification |
| IEC 60730 Compliance Support | Includes oscillation-stop detection, CRC engine, IWDTa windowing, A/D self-test, and register write protection |
Applications
| Industrial Ethernet Gateway | Smart Energy Metering Hub |
|---|---|
Use Scenario: Aggregating Modbus TCP, CANopen, and BACnet MS/TP traffic into time-synchronized IEEE 1588 Ethernet backbone. IC Role / Device Role / Timing Role: Dual Ethernet MAC with hardware PTP timestamping serves as deterministic time-aware bridge; USBA hosts metering dongles. Use Value: Eliminates external timestamping FPGA; 120-MHz RXv2 core executes protocol stacks with <50 µs jitter in packet forwarding. | Use Scenario: Multi-tariff electricity meter with tamper detection, secure firmware updates, and HAN (Home Area Network) connectivity via USB/SD. IC Role / Device Role / Timing Role: R5F564MLDDBG#21 acts as secure metering SoC: S12AD samples current/voltage sensors; AES encrypts consumption logs; SDHI stores 30-day history. Use Value: On-chip 64 KB data flash (100k cycles) retains calibrated metrology parameters; RTC with VBATT backup maintains billing timestamps during outages. |
| Factory Automation PLC Controller | Medical Imaging Edge Node |
Use Scenario: Compact PLC executing motion control loops while communicating over EtherCAT (via Ethernet MAC) and fieldbus (CAN/SCI). IC Role / Device Role / Timing Role: MTU3/GPT timers generate precise PWM for servo drives; CAN modules interface with distributed I/O; ELC links timer events to ADC sampling. Use Value: 29 extended-function timers and 127 GPIO pins enable tight integration of control, sensing, and comms - reducing BOM count vs. multi-chip solutions. | Use Scenario: Portable ultrasound device acquiring analog front-end data, applying real-time beamforming, and streaming compressed images via USB to tablet. IC Role / Device Role / Timing Role: R5F564MLDDBG#21 performs DSP-intensive beamforming using FPU and DMA; SSI interfaces with audio codec; USBA streams video frames. Use Value: Single-cycle 32×32 multiplier and 240 DMIPS throughput sustain 30 fps image reconstruction; on-chip 512 KB SRAM avoids external memory latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEDDFP#30 | Same RX65N Group; 144-pin LQFP; 2 MB flash; no USBA; single Ethernet MAC; 105°C rating | Lacks battery-charging USB and second Ethernet channel; lower pin count limits peripheral expansion | Select when cost-sensitive designs require only one Ethernet port and omit USB host charging |
| R7FA6M2AF3CFP#AA0 | RX600 Series successor; 100-pin LQFP; 1 MB flash; Cortex-M4F core; no IEEE 1588; single Ethernet | ARM-based; lacks PTP hardware, USBA, and dual CAN; smaller memory and I/O footprint | Choose for legacy ARM toolchain compatibility where IEEE 1588 and dual Ethernet are not required |
Compared with R5F565NEDDFP#30 and R7FA6M2AF3CFP#AA0, the R5F564MLDDBG#21 uniquely delivers dual IEEE 1588 Ethernet, USBA with battery charging, and 4 MB flash in a 177-pin TFLGA package - making it the only option among the three for time-critical industrial gateways needing synchronized multi-protocol edge processing.
Availability
R5F564MLDDBG#21 is available at Aetrix Electronics and suitable for industrial gateways, smart energy meters, factory automation PLCs, and medical imaging edge nodes requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F564MLDDBG#21 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX64M Group - including R5F564MLDDBG#21 - was designed for high-reliability industrial applications demanding real-time determinism, functional safety (IEC 60730), secure connectivity, and rich peripheral integration in compact packages.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F564MLDDBG#21?
The R5F564MLDDBG#21 operates at a maximum frequency of 120 MHz using the 32-bit RXv2 CPU core, delivering 240 DMIPS performance. Its architecture features a 5-stage pipeline, Harvard memory layout, variable-length instructions, and single-cycle 32×32-bit multiplication - all confirmed in the R01DS0173EJ0120 datasheet Rev.1.20. The R5F564MLDDBG#21 uses this core to execute deterministic real-time tasks in industrial control applications.
Does the R5F564MLDDBG#21 support IEEE 1588 Precision Time Protocol?
Yes, the R5F564MLDDBG#21 includes a dedicated PTP controller (EPTPC) compliant with IEEE 1588-2008, tightly coupled to both Ethernet MACs. It provides hardware timestamping of ingress/egress frames with sub-microsecond resolution - critical for time-sensitive networking in industrial automation. This capability is explicitly documented for the 177-pin variant in Section 1.1 and Table 1.2 of R01DS0173EJ0120 Rev.1.20.
What USB functionality does the R5F564MLDDBG#21 provide, and is it compatible with battery charging?
The R5F564MLDDBG#21 integrates the USBA module - a full-speed USB 2.0 host/function/OTG controller with built-in transceiver and 8.5 KB on-chip RAM buffer. It supports USB Battery Charging Specification v1.2 (BC1.2), enabling direct charging of connected devices without external charger-detection ICs. This feature is exclusive to 176-/177-pin RX64M variants, as specified in the "Features" section of R01DS0173EJ0120 Rev.1.20.
How many analog-to-digital converter channels does the R5F564MLDDBG#21 have, and what are their key capabilities?
The R5F564MLDDBG#21 integrates two 12-bit S12ADC units: Unit 0 offers 8 channels, Unit 1 offers 21 channels - totaling 29 configurable analog inputs. Key capabilities include 0.48 µs conversion time (12-bit), self-diagnostic voltage generation, analog input disconnection detection, and flexible triggering (timer, external, or software). These specifications are verified in Table 1.1 and Section 1.1 of R01DS0173EJ0120 Rev.1.20.
What is the package type and temperature grade of the R5F564MLDDBG#21?
The R5F564MLDDBG#21 uses the PTLG0177KA-A package: a 177-pin TFLGA measuring 8 mm × 8 mm with 0.5-mm pitch. It is rated for the G-version industrial temperature range of –40°C to +105°C, validated per Renesas qualification standards. This package variant enables high I/O density and thermal performance required for compact gateway designs - as confirmed in the "Package Information" section of R01DS0173EJ0120 Rev.1.20.
R5F564MLDDBG#21 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LFBGA
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 127
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 552K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MLDDBG#21 FAQ
1.How can I place an order for R5F564MLDDBG#21 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MLDDBG#21 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MLDDBG#21 reliable?
The price and inventory of R5F564MLDDBG#21 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MLDDBG#21 is usually 5 days.
3.What payment methods are accepted for R5F564MLDDBG#21?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MLDDBG#21 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MLDDBG#21?
R5F564MLDDBG#21 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MLDDBG#21 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MLDDBG#21?
For technical support, including R5F564MLDDBG#21 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MLDDBG#21 requirements.
6.How does Aetrix verify that R5F564MLDDBG#21 is sourced from the original manufacturer or authorized distributors?
All R5F564MLDDBG#21 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MLDDBG#21 meets industry standards.
7.What is the process for return or replacement of R5F564MLDDBG#21?
All R5F564MLDDBG#21 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MLDDBG#21, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MLDDBG#21 part is unused and in its original packaging.
Return procedure for R5F564MLDDBG#21:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MLDDBG#21 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

