My Inquiry
My Account
Renesas R5F564MLDDFB#31
- Part No.:
- R5F564MLDDFB#31
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F564MLDDFB#31.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,653
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MLDDFB#31 from Renesas is a 32-bit RXv2 core microcontroller operating at up to 120 MHz (240 DMIPS), featuring 4 MB on-chip code flash, 512 KB SRAM, IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging support, and CAN v2.0B (3 channels). It targets industrial automation controllers requiring deterministic real-time I/O, secure firmware updates, and multi-protocol connectivity in extended temperature environments.
For engineers reviewing the R5F564MLDDFB#31 datasheet, R5F564MLDDFB#31 pinout, R5F564MLDDFB#31 application, or R5F564MLDDFB#31 equivalent, key selection criteria include its 176-pin LFBGA package (PLQP0176KB-A), dual Ethernet + USB + CAN coexistence, 12-bit dual A/D with self-diagnostic, hardware AES/SHA encryption, and -40°C to +85°C operation with RTC battery backup.
Technical Context
The R5F564MLDDFB#31 implements the RXv2 CPU core with single-precision IEEE-754 FPU, two MAC units, and CISC Harvard architecture with 5-stage pipeline. Its clock system integrates PLL, HOCO (16/18/20 MHz), LOCO (240 kHz), and IWDT-dedicated oscillator - enabling independent domain clocks: ICLK (120 MHz), PCLKA (120 MHz for Ethernet/USB/AES), PCLKB (60 MHz for timers/ADC), and PCLKC/PCLKD (60 MHz for S12AD units).
It supports four low-power modes (Sleep, All-module Clock Stop, Software Standby, Deep Software Standby), module stop control, and battery-backed RTC with time-capture. Memory subsystem includes 4 MB flash (no wait states at 120 MHz), 64 KB data flash (100k erase cycles), 512 KB SRAM (no wait), 32 KB ECC RAM (SEC-DED), and 8 KB standby RAM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit, 120 MHz max, 240 DMIPS, IEEE-754 FPU, 5-stage pipeline |
| Memory | 4 MB code flash (no-wait @120 MHz), 64 KB data flash (100k cycles), 512 KB SRAM (no-wait) |
| Connectivity | Dual IEEE 1588 Ethernet MAC, USB 2.0 FS with battery charging, 3× CAN, 9× SCI, 4× SCIFA, 2× RIIC, QSPI, SDHI |
| Analog | Two 12-bit S12ADC (8+21 ch), 2× R12DA, on-chip temp sensor (±1°C), self-diagnostic A/D |
| Security | Optional AES-128/192/256, DES/TDES, SHA-1/224/256, HMAC, trusted memory (blocks 8–9) |
| Package & Temp | PLQP0176KB-A (176-pin LFBGA, 24×24 mm, 0.5 mm pitch), –40°C to +85°C (D-version) |
| Power | 2.7–3.6 V supply, 0.3 mA/MHz typical active current, deep software standby with VBATT RTC backup |
Pinout & Package
Package: PLQP0176KB-A - 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA), 24 mm × 24 mm, 0.5 mm pitch, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | Separate 2.7–3.6 V domains; AVCC1 powers A/D and D/A converters |
| VBATT | Battery backup supply | Enables RTC operation during main power loss (e.g., supercapacitor or coin cell) |
| RES# | Active-low reset input | Asynchronous hardware reset; triggers POR/LVD recovery sequence |
| EXTAL / XTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal for high-accuracy system clock |
| MD0 / MD1 | Mode setting pins | Select boot mode (SCI/USB/user) and single-chip vs. extended mode at power-on |
| ETXD0–ETXD3 / ETXCK / ERXD0–ERXD3 / ERXCK | Ethernet PHY interface | Direct MII connection for dual 10/100 Mbps Ethernet channels |
| USBDP / USBDM | USB 2.0 differential pair | Full-speed (12 Mbps) transceiver with integrated termination and battery charging detection |
| CAN0TX / CAN0RX / CAN1TX / CAN1RX / CAN2TX / CAN2RX | CAN bus signal pairs | Three independent ISO 11898-1 compliant CAN controllers, each with 32 mailboxes |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol | Hardware-accelerated timestamping via EPTPC block synchronized to dual Ethernet MACs for sub-microsecond time alignment |
| Secure Firmware Execution | Trusted Memory (TM) blocks 8–9 prevent read-out of critical bootloader or crypto keys from flash |
| Dual Independent Ethernet Channels | Two fully isolated ETHERC modules with dedicated EDMACa (3-channel DMA) and EPTPC, enabling redundant network stacks or protocol bridging |
| Real-Time Analog Monitoring | S12ADC unit 1 provides 21-channel 12-bit conversion with digital comparison, disconnection detection, and timer-triggered sampling for predictive maintenance sensing |
| Low-Power Deterministic Operation | Four low-power modes with configurable peripheral clock gating and wake-up via ELC-linked events (e.g., CAN message, Ethernet packet, GPIO edge) |
Applications
| Industrial PLC Controller | Smart Energy Gateway |
|---|---|
Use Scenario: Compact programmable logic controller managing I/O expansion, motion control, and fieldbus communication in factory automation cabinets. IC Role / Device Role / Timing Role: Main application processor executing ladder logic, handling EtherCAT/PROFINET over dual Ethernet, synchronizing PWM outputs via MTU3/GPT, and validating sensor inputs via self-diagnostic A/D. Use Value: Eliminates external PHYs and timing ICs while delivering deterministic 120 MHz real-time execution, secure firmware updates via AES-encrypted OTA, and -40°C to +85°C reliability. | Use Scenario: DIN-rail mounted gateway aggregating data from smart meters (via RS485/SCI), solar inverters (CAN), and grid sensors (Ethernet), then forwarding to cloud via TLS-secured MQTT. IC Role / Device Role / Timing Role: Secure edge node performing protocol translation, time-stamped event logging (RTC + IEEE 1588), encrypted data packaging (AES/SHA), and watchdog-monitored failover between dual Ethernet links. Use Value: Integrates cryptographic acceleration, dual Ethernet redundancy, and battery-backed RTC into one chip - reducing BOM count and certification effort for IEC 62443-3-3 compliance. |
| Medical Infusion Pump | Building HVAC Controller |
Use Scenario: Safety-critical infusion pump requiring IEC 60730 Class B compliance, precise motor control, and tamper-resistant firmware updates. IC Role / Device Role / Timing Role: Safety MCU running diagnostic routines (oscillation-stop detection, CRC, A/D self-test), driving stepper motors via complementary PWM (MTU3), and managing USB-based calibration and audit logs. Use Value: On-chip functional safety features (IWDT windowing, register write protection, A/D disconnection detection) reduce external safety monitor requirements and accelerate UL/IEC 60730 certification. | Use Scenario: Distributed HVAC controller managing VAV boxes, chillers, and CO₂ sensors across commercial buildings using BACnet/IP over Ethernet and Modbus RTU over RS485. IC Role / Device Role / Timing Role: Network-aware controller executing PID loops (FPU-accelerated), buffering sensor data in 512 KB SRAM, timestamping events via RTC, and switching between Ethernet and USB for commissioning. Use Value: Combines high-resolution analog sensing (12-bit A/D with sample-and-hold), deterministic real-time response (240 DMIPS), and dual-protocol connectivity - eliminating need for separate communication coprocessors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEHDFB#31 | Same RX65N Group pinout; adds 2 MB SRAM, 16 MB Quad-SPI XIP, no USB battery charging | Targeted at HMI/display applications requiring external flash execution and larger framebuffer RAM | Select when needing XIP from external QSPI flash and >512 KB RAM; not drop-in due to missing USBA battery charging circuitry |
| R7FA6M2AF3CFB#AA0 | RX72M Group; 240 MHz, 1 MB flash, 256 KB SRAM, single Ethernet, no IEEE 1588, added CAN FD | Optimized for servo drive control with higher PWM resolution and CAN FD diagnostics | Select for motion control where CAN FD and 240 MHz CPU outweigh dual Ethernet and 1588 needs |
Compared with R5F564MLDDFB#31, R5F565NEHDFB#31 trades USB battery charging for expanded memory execution capability, while R7FA6M2AF3CFB#AA0 shifts focus to real-time motor control with CAN FD and higher clock speed - neither offers identical dual-Ethernet+1588+USB-battery-charging integration.
Availability
R5F564MLDDFB#31 is available at Aetrix Electronics and suitable for industrial PLCs, smart energy gateways, medical infusion pumps, and building HVAC controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F564MLDDFB#31 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX64M Group, including R5F564MLDDFB#31, was designed for industrial automation and networking applications demanding real-time determinism, functional safety, dual Ethernet, and secure firmware execution in harsh environments.
FAQ
What is the maximum operating frequency and performance rating of the R5F564MLDDFB#31?
The R5F564MLDDFB#31 operates at a maximum frequency of 120 MHz and delivers 240 DMIPS (Dhrystone MIPS) performance. This is achieved through its 32-bit RXv2 CPU core with 5-stage pipeline, single-precision IEEE-754 FPU, and dual multiply-accumulate units. The R5F564MLDDFB#31 sustains this performance with zero-wait-state access to 4 MB on-chip flash and 512 KB SRAM, making it suitable for real-time industrial control tasks.
Does the R5F564MLDDFB#31 support IEEE 1588 Precision Time Protocol?
Yes, the R5F564MLDDFB#31 includes a dedicated PTP controller (EPTPC) compliant with IEEE 1588-2008, tightly coupled to both Ethernet MACs. It provides hardware timestamping for transmit and receive frames, synchronization with MTU3/GPT timers, and support for master/slave clock roles. This enables sub-microsecond time alignment in industrial Ethernet applications such as synchronized motion control or distributed I/O systems using the R5F564MLDDFB#31.
What package type and pin count does the R5F564MLDDFB#31 use?
The R5F564MLDDFB#31 uses the PLQP0176KB-A package: a 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA) measuring 24 mm × 24 mm with 0.5 mm pitch. This package supports all RX64M Group peripherals including dual Ethernet MII, USB 2.0 FS with battery charging, three CAN interfaces, and 127 general-purpose I/O pins with 5-V tolerance on 19 pins. The R5F564MLDDFB#31's pinout is documented in Renesas datasheet R01DS0173EJ0120, pages 112–127.
How does the R5F564MLDDFB#31 handle analog-to-digital conversion?
The R5F564MLDDFB#31 integrates two independent 12-bit A/D converters: S12ADC unit 0 (8 channels) and unit 1 (21 channels). Conversion times are 0.48 µs per channel (12-bit), with selectable resolution (8/10/12 bits), scan/group modes, and self-diagnostic capability using internal reference voltages. Each unit supports timer-triggered sampling, digital comparison, and analog input disconnection detection - critical for reliable sensor monitoring in industrial applications using the R5F564MLDDFB#31.
Is hardware encryption available on the R5F564MLDDFB#31?
Yes, the R5F564MLDDFB#31 includes optional hardware acceleration for AES (128/192/256-bit), DES/TDES, and SHA-1/224/256/HMAC cryptographic functions. These modules operate independently of the CPU, enabling secure boot, encrypted firmware updates, and TLS offload without degrading real-time performance. The R5F564MLDDFB#31 also supports Trusted Memory (blocks 8–9) to prevent unauthorized read-out of sensitive keys or bootloader code from flash memory.
R5F564MLDDFB#31 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 552K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MLDDFB#31 FAQ
1.How can I place an order for R5F564MLDDFB#31 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MLDDFB#31 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MLDDFB#31 reliable?
The price and inventory of R5F564MLDDFB#31 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MLDDFB#31 is usually 5 days.
3.What payment methods are accepted for R5F564MLDDFB#31?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MLDDFB#31 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MLDDFB#31?
R5F564MLDDFB#31 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MLDDFB#31 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MLDDFB#31?
For technical support, including R5F564MLDDFB#31 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MLDDFB#31 requirements.
6.How does Aetrix verify that R5F564MLDDFB#31 is sourced from the original manufacturer or authorized distributors?
All R5F564MLDDFB#31 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MLDDFB#31 meets industry standards.
7.What is the process for return or replacement of R5F564MLDDFB#31?
All R5F564MLDDFB#31 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MLDDFB#31, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MLDDFB#31 part is unused and in its original packaging.
Return procedure for R5F564MLDDFB#31:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MLDDFB#31 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
