Renesas R5F564MLHGFC#V1
- Part No.:
- R5F564MLHGFC#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F564MLHGFC#V1.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,409
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MLHGFC#V1 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with integrated FPU, 4 MB code flash, 512 KB SRAM, IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging, CAN (3 channels), and 12-bit A/D (29 total channels). It targets industrial automation gateways requiring real-time deterministic control, secure connectivity, and high-precision analog sensing.
For engineers reviewing the R5F564MLHGFC#V1 datasheet, R5F564MLHGFC#V1 pinout, R5F564MLHGFC#V1 application, or R5F564MLHGFC#V1 equivalent, key selection criteria include its 177-pin TFLGA package, dual Ethernet + USB + CAN coexistence, 120-MHz deterministic timing, on-chip AES/SHA encryption, and IEC60730 safety support - all validated for extended temperature operation (–40°C to +105°C).
Technical Context
The R5F564MLHGFC#V1 implements the RXv2 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates dual independent clock domains: ICLK up to 120 MHz for CPU/core logic, and PCLKA/PCLKB up to 120/60 MHz respectively for peripherals - enabling concurrent high-speed Ethernet, USB, and CAN traffic without CPU saturation.
Its peripheral subsystem includes dedicated hardware accelerators: EXDMAC (2 channels) for offloading memory-intensive transfers, EPTPC for IEEE 1588 timestamping, and EDMA (3 channels) for Ethernet frame handling. The MCU supports deterministic real-time operation via ELC event linking, eliminating software intervention for timer-triggered ADC sampling, PWM dead-time insertion, and GPIO state changes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 240 DMIPS @ 120 MHz - delivers deterministic real-time execution for industrial PLCs and motion controllers. |
| Flash Memory | 4 MB code flash with zero-wait-state access at 120 MHz - enables fast interrupt response and eliminates instruction fetch stalls in time-critical tasks. |
| SRAM | 512 KB no-wait-state SRAM + 32 KB ECC-protected RAM - ensures data integrity for safety-critical variables and supports large protocol stacks (TCP/IP, CAN FD). |
| Connectivity | Dual IEEE 1588 Ethernet MAC, full-speed USB 2.0 with battery charging, 3× CAN, 9× SCI, 4× SCIFA, 2× RIIC - enables converged industrial networking with precise time synchronization. |
| Analog Peripherals | Two 12-bit A/D units (8 + 21 channels), 2× 12-bit D/A, on-chip temperature sensor (±1°C), self-diagnostic A/D - supports closed-loop motor control and sensor fusion without external signal conditioning. |
| Security & Safety | AES-128/192/256, SHA-1/224/256, HMAC, CRC, IWDTa with window function, MPU, register write protection - meets IEC60730 Class B requirements for functional safety certification. |
| Package & Temp | 177-pin TFLGA (8 mm × 8 mm, 0.5-mm pitch), –40°C to +105°C operating range - suitable for compact, thermally constrained industrial edge devices. |
Pinout & Package
Package: TFLGA-177 (PTLG0177KA-A), 8 mm × 8 mm, 0.5-mm pitch, 127 general-purpose I/O pins with 5-V tolerance, open-drain capability, and programmable pull-up resistors.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | Single 2.7–3.6 V supply domain; AVCC1 powers A/D and D/A converters - requires separate low-noise filtering for <1 LSB noise performance. |
| VBATT | Battery backup supply | Enables RTC operation during main power loss - critical for time-stamped event logging in energy metering and alarm systems. |
| ETXD0–ETXD3 / ETXCK / ERXD0–ERXD3 / ERXCK | Ethernet PHY interface | Direct MII connection to external PHY; supports 10/100 Mbps full/half-duplex - enables dual-port redundancy or port mirroring in industrial switches. |
| USBDP / USBDM | USB 2.0 differential pair | Full-speed USB 2.0 physical layer with integrated transceiver - eliminates need for external USB PHY and reduces BOM cost in HMI and firmware update interfaces. |
| CAN0TX / CAN0RX / CAN1TX / CAN1RX / CAN2TX / CAN2RX | CAN bus transceiver I/O | Three independent CAN controllers with 32 mailboxes each - supports multi-bus automotive diagnostics, J1939 networks, and CANopen master/slave topologies. |
| AD00–AD28 | Analog input channels | 29 total A/D inputs across two units (S12AD0: 8 ch, S12AD1: 21 ch); supports simultaneous sampling and disconnection detection - essential for predictive maintenance sensor arrays. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol Engine | Hardware-accelerated timestamping in EPTPC block synchronizes distributed nodes to sub-microsecond accuracy - required for coordinated motion control and substation automation. |
| Event Link Controller (ELC) | 119 internal event signals routed without CPU intervention - enables jitter-free triggering of ADC conversions by MTU3 PWM edges and automatic GPIO toggling on CAN message receipt. |
| Background Operation (BGO) | Simultaneous flash programming/erasing while executing code from other memory regions - allows over-the-air firmware updates without system downtime in remote IoT gateways. |
| IEC60730 Safety Support | Integrated oscillation-stop detection, CRC calculator, IWDTa with windowing, and A/D self-test - reduces external safety components and simplifies certification for household appliances and industrial controls. |
| SD Host Interface (SDHI) | 1-channel SDIO/SD memory controller supporting 4-bit bus and high-speed mode (15 MB/s) - enables local data buffering and firmware storage in edge analytics devices. |
Applications
| Industrial Ethernet Gateway | Smart Energy Metering |
|---|---|
|
Use Scenario: Aggregating Modbus TCP, CANopen, and BACnet MS/TP traffic into a unified IEEE 1588-synchronized time-series stream for cloud telemetry. IC Role / Device Role / Timing Role: Primary protocol gateway MCU with dual Ethernet MACs handling packet routing, timestamping, and TLS encryption acceleration. Use Value: Hardware PTP engine eliminates software timestamp jitter; 4 MB flash stores multiple protocol stacks and field-upgradable certificates. |
Use Scenario: High-accuracy polyphase electricity meter with harmonic analysis, tamper detection, and secure firmware updates via USB or SD card. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADCs, RTC-backed billing counters, and encrypted communication interfaces. Use Value: On-chip 12-bit A/D with self-diagnostic and disconnection detection ensures metrology compliance; AES/SHA engines enable secure OTA updates. |
| Programmable Logic Controller (PLC) | Automotive Diagnostic Tool |
|
Use Scenario: Compact DIN-rail PLC executing ladder logic with real-time I/O scanning, motion control, and web-based HMI rendering. IC Role / Device Role / Timing Role: Deterministic real-time controller with ELC-linked timers driving PWM outputs and sampling analog inputs at fixed intervals. Use Value: RXv2 core delivers 240 DMIPS for complex control algorithms; 512 KB SRAM buffers web server assets and retains program state during brownouts. |
Use Scenario: Handheld OBD-II/J2534 diagnostic tool supporting UDS, KWP2000, and CAN FD protocols with Bluetooth and USB host connectivity. IC Role / Device Role / Timing Role: Multi-protocol communication hub interfacing with vehicle ECUs via CAN, LIN, and USB while managing secure firmware patches. Use Value: Three CAN modules handle simultaneous diagnostics on powertrain, chassis, and infotainment buses; USB 2.0 with battery charging powers the tool from vehicle ports. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEHDFC#V1 | Same RX64M family, 144-pin LFBGA, 2.5 MB flash, single Ethernet MAC, no USB battery charging | Suitable for space-constrained PLC I/O modules where dual Ethernet and USB charging are unnecessary | Select when footprint reduction and lower cost outweigh dual Ethernet and USB charging requirements |
| R7FA6M2AF3CFB#AA0 | RX72M family, 200 MHz, 2 MB flash, single Ethernet MAC, no CAN, enhanced security (TRNG, secure boot) | Targeted at high-performance HMI and secure edge AI inference where cryptographic acceleration is prioritized over CAN/Ethernet coexistence | Choose for applications demanding higher CPU throughput and advanced security, accepting reduced industrial bus integration |
Compared with R5F564MLHGFC#V1, the R5F565NEHDFC#V1 offers identical safety features and peripheral compatibility but sacrifices dual Ethernet and USB charging in a smaller package, while the R7FA6M2AF3CFB#AA0 trades industrial bus breadth for higher clock speed and stronger security primitives - making R5F564MLHGFC#V1 optimal for converged connectivity gateways.
Availability
R5F564MLHGFC#V1 is available at Aetrix Electronics and suitable for industrial automation gateways, smart energy meters, programmable logic controllers, and automotive diagnostic tools requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for R5F564MLHGFC#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX64M Group, including R5F564MLHGFC#V1, was designed for high-integration industrial connectivity - combining real-time control, deterministic networking, and functional safety in a single chip for next-generation edge intelligence.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F564MLHGFC#V1?
The R5F564MLHGFC#V1 operates at a maximum frequency of 120 MHz using the 32-bit RXv2 CPU core with CISC Harvard architecture and 5-stage pipeline. It achieves 240 DMIPS performance and supports single-precision IEEE-754 floating-point operations, making it suitable for computationally intensive industrial control algorithms. The R5F564MLHGFC#V1 also includes hardware multiply-and-accumulate units and a 32-bit multiplier with one-cycle execution.
Does the R5F564MLHGFC#V1 support IEEE 1588 Precision Time Protocol, and how is it implemented?
Yes, the R5F564MLHGFC#V1 includes a dedicated IEEE 1588-compliant PTP controller (EPTPC) tightly coupled to its dual Ethernet MACs. This hardware block performs timestamping of Ethernet frames at the MAC layer with sub-microsecond accuracy, independent of CPU load. The R5F564MLHGFC#V1 uses this capability to synchronize distributed nodes in industrial automation networks, enabling coordinated motion control and time-sensitive networking without software overhead.
How many CAN interfaces does the R5F564MLHGFC#V1 provide, and what standards do they support?
The R5F564MLHGFC#V1 integrates three independent CAN modules, each compliant with ISO 11898-1 for standard and extended frame formats. Each module provides 32 dedicated mailboxes for efficient message filtering and prioritization. These CAN interfaces support bit rates up to 1 Mbps and are fully compatible with J1939, CANopen, and DeviceNet protocols - making the R5F564MLHGFC#V1 ideal for automotive diagnostics, industrial machinery, and building automation systems requiring multi-bus communication.
What analog-to-digital conversion capabilities does the R5F564MLHGFC#V1 offer?
The R5F564MLHGFC#V1 features two independent 12-bit A/D converter units: S12AD0 with 8 channels and S12AD1 with 21 channels, totaling 29 analog inputs. Conversion times are 0.48 µs per channel (12-bit), with selectable resolution (8/10/12 bits), sample-and-hold circuitry, and self-diagnostic functions. The R5F564MLHGFC#V1 also supports analog input disconnection detection and event-triggered sampling via timers or external signals - critical for predictive maintenance and sensor health monitoring.
Is the R5F564MLHGFC#V1 qualified for extended temperature operation, and what packaging does it use?
Yes, the R5F564MLHGFC#V1 is rated for operation from –40°C to +105°C (G-version), making it suitable for harsh industrial and automotive under-hood environments. It uses the PTLG0177KA-A package: a 177-pin TFLGA with 8 mm × 8 mm footprint and 0.5-mm pitch. This package provides 127 general-purpose I/O pins with 5-V tolerance, open-drain capability, and programmable pull-up resistors - enabling robust interfacing with legacy industrial sensors and actuators.
R5F564MLHGFC#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 127
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MLHGFC#V1 FAQ
1.How can I place an order for R5F564MLHGFC#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MLHGFC#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MLHGFC#V1 reliable?
The price and inventory of R5F564MLHGFC#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MLHGFC#V1 is usually 5 days.
3.What payment methods are accepted for R5F564MLHGFC#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MLHGFC#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MLHGFC#V1?
R5F564MLHGFC#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MLHGFC#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MLHGFC#V1?
For technical support, including R5F564MLHGFC#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MLHGFC#V1 requirements.
6.How does Aetrix verify that R5F564MLHGFC#V1 is sourced from the original manufacturer or authorized distributors?
All R5F564MLHGFC#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MLHGFC#V1 meets industry standards.
7.What is the process for return or replacement of R5F564MLHGFC#V1?
All R5F564MLHGFC#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MLHGFC#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MLHGFC#V1 part is unused and in its original packaging.
Return procedure for R5F564MLHGFC#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MLHGFC#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

