Renesas R5F564MLHGFP#V1
- Part No.:
- R5F564MLHGFP#V1
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F564MLHGFP#V1.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,813
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F564MLHGFP#V1 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with integrated FPU, 4-MB code flash, 512-KB SRAM, IEEE 1588-compliant dual Ethernet MAC, full-speed USB 2.0 with battery charging, CAN (3 channels), and 12-bit A/D (29 total channels). It targets industrial automation controllers requiring deterministic real-time networking, secure firmware updates, and multi-protocol connectivity.
For engineers reviewing the R5F564MLHGFP#V1 datasheet, R5F564MLHGFP#V1 pinout, R5F564MLHGFP#V1 application, or R5F564MLHGFP#V1 equivalent, key selection criteria include its 177-pin TFLGA package, dual Ethernet + PTP timing accuracy, on-chip AES/SHA encryption, 32-KB ECC RAM for safety-critical data, and support for IEC60730 Class B compliance via built-in self-test functions.
Technical Context
The R5F564MLHGFP#V1 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling 240 DMIPS at 120 MHz. It integrates dual independent Ethernet MACs with dedicated EDMAC (3-channel) and EPTPC blocks compliant with IEEE 1588-2008 for sub-microsecond time synchronization in industrial Ethernet applications.
Its clock system combines external crystal (8–24 MHz), internal HOCO (16/18/20 MHz), and PLL to generate ICLK up to 120 MHz, PCLKA up to 120 MHz (for Ethernet/USB/AES), and PCLKB up to 60 MHz (for timers/ADC). The device supports four low-power modes and battery-backed RTC operation via VBATT pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 240 DMIPS @ 120 MHz, IEEE-754 single-precision FPU |
| Memory | 4-MB code flash (no wait states @ 120 MHz), 64-KB data flash (100k erase cycles), 512-KB SRAM, 32-KB ECC RAM |
| Connectivity | Dual IEEE 1588 Ethernet MAC (MII/RMII), USB 2.0 FS host/function with battery charging, 3× CAN (ISO11898-1), 9× SCI, 4× SCIFA, 2× RIIC, QSPI, SDHI |
| Analog Peripherals | Two 12-bit S12ADC units (8 + 21 channels, 0.48 µs conversion), 2× R12DA (12-bit DAC), on-die temperature sensor (±1°C) |
| Timers & Control | 29 timers including MTU3a (9-channel), TPUa (6-channel), GPTA (4-channel), CMT/CMTW, IWDTa with window function |
| Security & Safety | AES-128/192/256, DES/TDES, SHA-1/224/256, HMAC, CRC, oscillation-stop detection, A/D self-diagnostic, register write protection |
| Package & Environment | TFLGA-177 (8 mm × 8 mm, 0.5-mm pitch), –40°C to +105°C (G-version), 2.7–3.6 V supply, 0.3 mA/MHz typical active current |
Pinout & Package
Package: TFLGA-177 (8 mm × 8 mm, 0.5-mm pitch, 177-ball array, RoHS-compliant).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital/analog domains; AVCC0/AVCC1 power analog peripherals and ADC/DAC; all require 2.7–3.6 V |
| VBATT | Battery backup supply | Enables RTC operation during main power loss; connects to coin-cell or supercapacitor |
| RES# | Active-low reset input | Asynchronous hardware reset; must be held low ≥100 ns for valid reset assertion |
| EXTAL / XTAL | External crystal oscillator terminals | Supports 8–24 MHz crystal for main clock; enables high-accuracy timing and Ethernet PTP synchronization |
| ETXD0–7 / ETXCK / ERXD0–7 / ERXCK | Ethernet PHY interface signals | Direct MII interface for dual Ethernet ports; requires external PHY or integrated PHY per channel |
| USBDP / USBDM | USB 2.0 differential data lines | Full-speed (12 Mbps) USB transceiver interface; supports host/function/OTG with battery charging detection |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART interface for debug console or peripheral communication; supports LIN and smart-card modes |
| AD00–AD28 | Analog input channels | 29 total ADC inputs across two units; AD00–AD07 (unit 0), AD10–AD30 (unit 1); support disconnection detection |
| DA00 / DA01 | Digital-to-analog outputs | 12-bit voltage outputs; selectable amplifier or direct drive; output range 0.2 V to AVCC1 – 0.2 V (amplified) |
Key Features
| Feature | Design Value |
|---|---|
| Dual IEEE 1588 Ethernet MAC | Enables precise time-synchronized control in industrial Ethernet networks (PROFINET IRT, EtherCAT, TSN-ready) |
| On-chip AES/SHA crypto engine | Accelerates firmware authentication, secure boot, and encrypted communication without CPU overhead |
| IEC60730 Class B support | Integrated self-test for oscillator, ADC, memory, and register protection meets functional safety requirements |
| Background programming (BGO) | Allows flash/data flash reprogramming during application execution-critical for over-the-air updates |
| Event Link Controller (ELC) | Hardware-triggered peripheral chaining (e.g., timer → ADC → DMA) eliminates CPU intervention for deterministic latency |
| SDHI + MMCIF interfaces | Supports SD/SDIO and eMMC storage for local data logging, firmware storage, and field-upgradeable systems |
Applications
| Industrial PLC Controller | Smart Energy Gateway |
|---|---|
Use Scenario: Real-time motion control and fieldbus gateway in modular PLC chassis with EtherCAT master and Modbus TCP slave. IC Role / Device Role / Timing Role: Main application processor executing control logic, managing dual Ethernet stacks with PTP timestamping, and coordinating CANopen fieldbus nodes. Use Value: Deterministic sub-100-µs Ethernet cycle times enabled by dual MAC + EPTPC + 120-MHz CPU ensure synchronized servo axis control. |
Use Scenario: Multi-protocol energy meter concentrator aggregating data from DLMS/COSEM meters via RS485, M-Bus, and wireless LPWAN backhaul. IC Role / Device Role / Timing Role: Secure protocol translation hub with TLS offload (AES), time-stamped event logging (RTC + PTP), and SD card-based firmware rollback. Use Value: On-chip crypto accelerators reduce TLS handshake latency by >60% versus software-only implementation, enabling concurrent secure sessions. |
| Factory Automation HMI | Building Management System (BMS) Controller |
Use Scenario: Touch-enabled HMI panel with local web server, video overlay, and alarm management for machine monitoring. IC Role / Device Role / Timing Role: Application host running FreeRTOS, driving parallel LCD interface (via PDC), managing USB HID touch, and serving HTTP/HTTPS pages. Use Value: 512-KB SRAM + 32-KB ECC RAM enables robust GUI rendering and fault-tolerant session state storage without external memory. |
Use Scenario: Central HVAC controller interfacing with BACnet MS/TP, KNX, and LonWorks field devices while reporting to cloud via MQTT over Ethernet. IC Role / Device Role / Timing Role: Protocol gateway with multi-stack concurrency, real-time scheduling (GPTA timers), and secure OTA updates (data flash BGO). Use Value: Dual Ethernet allows segregated control (BACnet/IP) and IT network (MQTT) traffic, eliminating VLAN configuration complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP#30 | Same RX64M family, 144-pin LFBGA, 2.5-MB flash, no USB battery charging, single Ethernet MAC | Suitable for cost-sensitive gateways where dual Ethernet and USB BC are unnecessary | Select when footprint and BOM cost reduction outweigh need for dual Ethernet or USB BC capability |
| R5F571MLHDFP#30 | RX71M family, 240-MHz CPU, 4-MB flash, single Ethernet MAC, no USB BC, enhanced security (TRNG, secure boot ROM) | Better suited for high-performance edge AI inference or advanced cybersecurity gateways | Choose for higher compute throughput and certified secure boot; avoid if IEEE 1588 dual-MAC timing is mandatory |
Compared with R5F564MLHGFP#V1, the R5F566TEADFP#30 reduces pin count and Ethernet capability for lower cost, while the R5F571MLHDFP#30 trades dual Ethernet for higher CPU speed and stronger security primitives-neither offers identical feature parity, making R5F564MLHGFP#V1 optimal for time-synchronized dual-network industrial controllers.
Availability
R5F564MLHGFP#V1 is available at Aetrix Electronics and suitable for industrial PLCs, smart energy gateways, factory HMIs, and building management systems requiring stable component supply, long lifecycle support, and traceable sourcing.
Supply support for R5F564MLHGFP#V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX64M Group-including R5F564MLHGFP#V1-is designed for high-reliability industrial automation systems demanding real-time networking, functional safety, and secure firmware execution in harsh environments.
FAQ
What is the maximum operating frequency and performance of the R5F564MLHGFP#V1?
The R5F564MLHGFP#V1 operates at a maximum frequency of 120 MHz and delivers 240 DMIPS using the RXv2 CPU core. Its single-precision IEEE-754 floating-point unit, dual multiply-accumulate units, and 5-stage pipeline enable deterministic real-time processing for motion control and protocol stack handling. This performance level is validated in the R01DS0173EJ0120 datasheet Rev.1.20.
Does the R5F564MLHGFP#V1 support IEEE 1588 Precision Time Protocol?
Yes, the R5F564MLHGFP#V1 integrates a dedicated PTP controller (EPTPC) linked to both Ethernet MACs, providing hardware timestamping compliant with IEEE 1588-2008. It supports one-step and two-step clock synchronization, transparent clock functionality, and sub-microsecond timestamp resolution-essential for industrial Ethernet determinism. This is confirmed in Section 1.1 and Table 1.1 of the official datasheet.
What package type and pin count does the R5F564MLHGFP#V1 use?
The R5F564MLHGFP#V1 uses a 177-ball TFLGA package (PTLG0177KA-A) measuring 8 mm × 8 mm with 0.5-mm pitch. It provides 127 general-purpose I/O pins, including 19 with 5-V tolerance, and dedicated signal groups for dual Ethernet, USB, CAN, and high-speed serial interfaces. Package details appear on page 1 of R01DS0173EJ0120.
How does the R5F564MLHGFP#V1 handle functional safety compliance?
The R5F564MLHGFP#V1 includes multiple IEC60730 Class B compliance features: oscillation-stop detection, hardware CRC calculation, independent watchdog timer (IWDTa) with window function, A/D converter self-diagnostic, and register write protection. These are documented in the "Useful functions for IEC60730 compliance" section of the datasheet and enable certified safety firmware design without external components.
Can the R5F564MLHGFP#V1 execute secure firmware updates in the field?
Yes, the R5F564MLHGFP#V1 supports secure over-the-air updates via its background programming/erasing (BGO) capability for both code and data flash, combined with on-chip AES/SHA cryptographic acceleration. This allows authenticated, encrypted firmware images to be validated and written without halting application execution-critical for remote industrial equipment maintenance.
R5F564MLHGFP#V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F564MLHGFP#V1 FAQ
1.How can I place an order for R5F564MLHGFP#V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F564MLHGFP#V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F564MLHGFP#V1 reliable?
The price and inventory of R5F564MLHGFP#V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F564MLHGFP#V1 is usually 5 days.
3.What payment methods are accepted for R5F564MLHGFP#V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F564MLHGFP#V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F564MLHGFP#V1?
R5F564MLHGFP#V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F564MLHGFP#V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F564MLHGFP#V1?
For technical support, including R5F564MLHGFP#V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F564MLHGFP#V1 requirements.
6.How does Aetrix verify that R5F564MLHGFP#V1 is sourced from the original manufacturer or authorized distributors?
All R5F564MLHGFP#V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F564MLHGFP#V1 meets industry standards.
7.What is the process for return or replacement of R5F564MLHGFP#V1?
All R5F564MLHGFP#V1 units undergo pre-shipment inspection (PSI). If there is an issue with R5F564MLHGFP#V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F564MLHGFP#V1 part is unused and in its original packaging.
Return procedure for R5F564MLHGFP#V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F564MLHGFP#V1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

