My Inquiry
My Account
Renesas R5F5651CDGLK#20
- Part No.:
- R5F5651CDGLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F5651CDGLK#20.pdf
- Description:
- IC MCU 32BIT 1.5MB FLSH 145TFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5651CDGLK#20 from Renesas is a 120-MHz 32-bit RXv2 core MCU with integrated FPU, 240 DMIPS performance, 2 MB on-chip code flash (dual-bank), 640 KB SRAM, Ethernet MAC, CAN 2.0B, SD host/slave, QSPI, and hardware AES-128/192/256 encryption - deployed in industrial HMI, networked gateway, and secure IoT edge controllers.
For engineers reviewing the R5F5651CDGLK#20 datasheet, R5F5651CDGLK#20 pinout, R5F5651CDGLK#20 application, or R5F5651CDGLK#20 equivalent, this page delivers verified package mapping (PLQP0176KB-A, 176-pin LQFP), confirmed peripheral clock domains (ICLK up to 120 MHz, PCLKA up to 120 MHz, PCLKB up to 60 MHz), real-time clock with battery backup, and dual-channel CAN with 32 mailboxes per channel.
Technical Context
The R5F5651CDGLK#20 implements the RXv2 CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and IEEE-754 single-precision FPU - enabling deterministic real-time control with 240 DMIPS at 120 MHz. It integrates dual-bank flash for safe background programming and bank-swapping during execution.
Its clock system supports external crystal (8–24 MHz) + PLL, internal HOCO (16/18/20 MHz), LOCO (240 kHz), and IWDT-dedicated oscillator (120 kHz), with independent domain clocks: ICLK (CPU, up to 120 MHz), PCLKA (ETHERC, GLCDC, DRW2D, AES, up to 120 MHz), PCLKB (SCI, TMR, CMT, up to 60 MHz), and PCLKC/D (S12AD units, up to 60 MHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Flash Memory | 2 MB code flash with dual-bank structure; enables background programming and zero-downtime firmware updates |
| SRAM | 640 KB on-chip SRAM (256 KB main + 384 KB expansion), no wait states at 120 MHz |
| Operating Voltage | 2.7 V to 3.6 V supply; supports RTC operation from VBATT during main power loss |
| Real-time Clock | Hardware RTC with calendar, alarm, periodic interrupt, time capture, and leap-year correction |
| Security | AES-128/192/256 acceleration + Trusted Secure IP (TSIP) for key management and secure boot |
| Temperature Range | –40°C to +105°C (G-version), qualified for extended industrial environments |
Pinout & Package
Package: PLQP0176KB-A, 176-pin LQFP (24 × 24 mm, 0.5-mm pitch), RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate analog/digital domains; AVCC0/AVCC1 power S12AD units and internal regulators |
| VBATT | Battery backup input | Supplies RTC and standby RAM during main power failure; retains time/calendar and 8 KB data |
| RES# | Active-low reset input | Asynchronous hardware reset; triggers full system initialization and register clearing |
| EXTAL / XTAL | External crystal oscillator terminals | Supports 8–24 MHz crystal for high-accuracy main clock; enables PLL multiplication to 120 MHz |
| MD0 / MD1 | Mode setting pins | Determine boot mode (single-chip, SCI, USB, FINE) and on-chip ROM enable state at power-on reset |
| ETXD0–ETXD3 / ETXCK / ERXD0–ERXD3 / ERXCK | Ethernet PHY interface | Direct MII/RMII connection; supports 10/100 Mbps full/half-duplex with flow control and Magic Packet wake-up |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware accelerator enabling real-time signal processing without software emulation overhead |
| Memory Protection Unit (MPU) | Eight configurable protection regions (min. 16 bytes); prevents unauthorized read/write/execute access to critical memory zones |
| Event Link Controller (ELC) | 83 internal event signals routed without CPU intervention - reduces latency for timer-triggered ADC sampling or PWM synchronization |
| Trusted Memory (TM) | Code flash area protected against external read-out; only CPU instruction fetch allowed - enforces secure firmware IP protection |
| SD Host Interface (SDHI) | Compliant with SD Physical Layer Spec v3.01; supports 25 MB/s high-speed mode and 1-/4-bit SD/SDIO buses with CRC7/CRC16 error checking |
Applications
| Industrial HMI Controller | Secure Edge Gateway |
|---|---|
Use Scenario: Touch-enabled factory display panel with local logic, graphics rendering, and remote diagnostics via Ethernet. IC Role / Device Role / Timing Role: Primary application processor running RTOS, driving GLCDC + DRW2D for UI composition, and managing CAN bus for PLC communication. Use Value: Integrated 2D drawing engine (DRW2D) offloads CPU from bitmap scaling/rotation; 640 KB SRAM buffers frame buffers and application code without external memory. | Use Scenario: Field-deployed protocol translator aggregating Modbus RTU, CAN, and BLE sensor data into encrypted MQTT payloads for cloud upload. IC Role / Device Role / Timing Role: Secure network node performing TLS handshake acceleration via TSIP, AES-encrypted payload generation, and dual-channel CAN message routing. Use Value: Hardware AES + TSIP eliminates software crypto bottlenecks; dual CAN channels (32 mailboxes each) support concurrent device-side and network-side messaging. |
| Networked Building Controller | Medical Data Logger |
Use Scenario: HVAC controller with Ethernet backbone, SD card logging, and real-time temperature monitoring across multiple zones. IC Role / Device Role / Timing Role: Central timing and I/O manager: RTC maintains accurate timestamps, S12AD measures thermistor inputs, SDHI writes logs to removable media. Use Value: Battery-backed RTC ensures timestamp integrity during brownouts; 21-channel S12AD (Unit 1) supports simultaneous multi-sensor acquisition with self-diagnostic validation. | Use Scenario: Portable patient monitor recording ECG, SpO₂, and temperature, with local storage and USB host upload capability. IC Role / Device Role / Timing Role: Safety-certified data acquisition hub: IEC60730-compliant watchdogs (IWDTa + WDTA), CRC calculator for data integrity, and temperature sensor for ambient compensation. Use Value: IWDTa with window function and dedicated oscillator meets Class B functional safety requirements; on-chip temperature sensor feeds calibration logic for analog front-end accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEDGLK#20 | Same RX65N Group, identical 176-pin LQFP package and 2 MB flash, but adds Ethernet PHY layer (integrated 10/100BASE-TX transceiver) | Eliminates need for external PHY IC; reduces BOM count and PCB area in Ethernet-only designs | Select when integrated PHY simplifies layout and lowers system cost - requires no change to MCU firmware or pinout |
| R5F566TEHDFP#30 | RX66T Group part in 144-pin LQFP; higher 160 MHz CPU, enhanced MTU3 timers, but no Ethernet MAC or SD interfaces | Optimized for motor control (3-phase inverter PWM, encoder input) rather than connectivity-heavy applications | Choose for servo drives or inverters requiring advanced timing precision and no network stack - not drop-in compatible due to different peripheral set and pin assignment |
Compared with R5F5651CDGLK#20, R5F565NEDGLK#20 adds integrated PHY at no pinout or firmware cost, while R5F566TEHDFP#30 trades connectivity for superior motor-control peripherals - making the R5F5651CDGLK#20 optimal for balanced industrial gateways needing Ethernet, CAN, SD, and security in one package.
Availability
R5F5651CDGLK#20 is available at Aetrix Electronics and suitable for industrial HMI, secure edge gateways, and networked building controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5651CDGLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX65N Group - including the R5F5651CDGLK#20 - was designed for high-integration industrial edge devices requiring real-time control, rich connectivity (Ethernet/CAN/SD), graphics capability, and hardware security (AES/TSIP) in a single chip.
FAQ
What is the maximum operating frequency and CPU performance of the R5F5651CDGLK#20?
The R5F5651CDGLK#20 operates at a maximum frequency of 120 MHz using the RXv2 32-bit CPU core and delivers 240 DMIPS of processing performance. Its single-precision IEEE-754 floating-point unit enables efficient real-time math operations without software emulation, and the 5-stage pipeline with variable-length instructions ensures high code density and deterministic execution timing - all confirmed in the official R01DS0276EJ0240 datasheet.
Does the R5F5651CDGLK#20 support hardware encryption and secure boot?
Yes, the R5F5651CDGLK#20 integrates AES-128/192/256 acceleration engines and the Trusted Secure IP (TSIP) module for key management, secure boot verification, and cryptographic operation offloading. TSIP provides tamper-resistant key storage and supports secure firmware updates - features explicitly documented for the RX65N Group in the R01DS0276EJ0240 datasheet Section 1.1 and Security chapter.
What package type and pin count does the R5F5651CDGLK#20 use?
The R5F5651CDGLK#20 uses the PLQP0176KB-A package: a 176-pin LQFP measuring 24 × 24 mm with 0.5-mm pitch, RoHS-compliant and lead-free. This matches the "176-pin LFQFP" variant specified in Table 1.2 of the R01DS0276EJ0240 datasheet and supports 136 general-purpose I/O pins with 5-V tolerance on 19 pins, open-drain outputs, and programmable pull-ups.
Can the R5F5651CDGLK#20 run the real-time clock during main power loss?
Yes, the R5F5651CDGLK#20 supports battery-backed RTC operation via the VBATT pin. When main VCC drops, the RTC and 8 KB standby RAM retain state using external battery power - preserving time, calendar, and critical data. This functionality is explicitly detailed in the "Realtime clock (RTCd)" section (page 7) and "Battery backup function" subsection (page 4) of the R01DS0276EJ0240 datasheet.
Which communication interfaces are supported by the R5F5651CDGLK#20 for industrial networking?
The R5F5651CDGLK#20 supports Ethernet MAC (10/100 Mbps MII/RMII), dual-channel CAN 2.0B (32 mailboxes per channel), three RSPI channels, one QSPI channel, three I²C channels (up to 1 Mbps), eleven SCI channels (asynchronous/smart-card/SPI/I²C modes), SD host/slave, and MMCIF. These are fully enumerated in Table 1.1 (pages 6–9) of the R01DS0276EJ0240 datasheet and validated for industrial protocol stacks including EtherNet/IP and CANopen.
R5F5651CDGLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX651
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5651CDGLK#20 FAQ
1.How can I place an order for R5F5651CDGLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5651CDGLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5651CDGLK#20 reliable?
The price and inventory of R5F5651CDGLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5651CDGLK#20 is usually 5 days.
3.What payment methods are accepted for R5F5651CDGLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5651CDGLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5651CDGLK#20?
R5F5651CDGLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5651CDGLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5651CDGLK#20?
For technical support, including R5F5651CDGLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5651CDGLK#20 requirements.
6.How does Aetrix verify that R5F5651CDGLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F5651CDGLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5651CDGLK#20 meets industry standards.
7.What is the process for return or replacement of R5F5651CDGLK#20?
All R5F5651CDGLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5651CDGLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5651CDGLK#20 part is unused and in its original packaging.
Return procedure for R5F5651CDGLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5651CDGLK#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
