Renesas R5F5651CHGFM#10
- Part No.:
- R5F5651CHGFM#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F5651CHGFM#10.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,680
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5651CHGFM#10 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with single-precision IEEE-754 FPU, 240 DMIPS performance, 2 MB on-chip code flash (dual-bank), 640 KB SRAM, and integrated Ethernet MAC, CAN, SD host/slave, QSPI, GLCDC, DRW2D, and TSIP encryption. It targets industrial HMI, networked gateways, and secure edge devices requiring real-time control, graphics rendering, and connectivity.
For engineers reviewing the R5F5651CHGFM#10 datasheet, R5F5651CHGFM#10 pinout, R5F5651CHGFM#10 application, or R5F5651CHGFM#10 equivalent, key selection criteria include its 177-pin TFLGA package, -40°C to +105°C operating range (G-version), dual-bank flash for safe firmware updates, 12-bit dual A/D converters (29 total channels), and hardware-accelerated AES/TSIP for IEC60730-compliant safety functions.
Technical Context
The R5F5651CHGFM#10 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions-enabling ultra-compact code density. Its memory subsystem includes 2 MB code flash with zero-wait access up to 50 MHz (or cache-hit at 120 MHz), 32 KB data flash rated for 100,000 erase/write cycles, and 640 KB SRAM with no wait states at full 120 MHz operation.
Peripheral integration centers on deterministic real-time I/O: dual-channel CAN (32 mailboxes/channel), 100 Mbps Ethernet MAC with RMII/MII, SDHI/SDSI/MMCIF for removable storage, and parallel data capture for CMOS camera input. Clocking supports external crystal (8–24 MHz) or internal PLL, with independent PCLKA (up to 120 MHz) and PCLKB (up to 60 MHz) domains for high-speed peripherals and analog subsystems respectively.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Flash Memory | 2 MB code flash with dual-bank structure enabling background programming and safe firmware swap |
| SRAM | 640 KB on-chip SRAM (256 KB main + 384 KB expansion), zero-wait-state access at 120 MHz |
| A/D Converter | Two 12-bit units: S12AD0 (8 channels), S12AD1 (21 channels); conversion time 0.48 µs per channel |
| Package | PTLG0177KA-A: 177-pin TFLGA, 8 mm × 8 mm, 0.5-mm pitch, -40°C to +105°C (G-version) |
| Security | Trusted Secure IP (TSIP) with AES-128/192/256 and CRC calculator (CRCA) for IEC60730 compliance |
| Connectivity | Ethernet MAC (10/100 Mbps), CAN (2 channels, ISO11898-1), SDHI/SDSI, QSPI, 3× RSPI, 13× SCI, 3× RIIC |
Pinout & Package
PTLG0177KA-A is a 177-pin Thin Fine-Pitch Land Grid Array (TFLGA) package measuring 8 mm × 8 mm with 0.5-mm pitch, optimized for high-density PCB layouts and thermal performance in industrial environments. Pin assignment follows Renesas' standardized RX65N Group pinout for 177-pin variants.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital (VCC) and analog (AVCC0/AVCC1) rails enable noise isolation for ADC/DAC and precision timing |
| XTAL / EXTAL | Main clock oscillator terminals | Supports 8–24 MHz crystal for precise system timing; optional PLL multiplication to 120 MHz |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3-compliant MDIO/MDC interface for PHY configuration and status monitoring |
| TXD0 / RXD0 | SCI0 asynchronous serial I/O | Full-duplex UART interface with programmable baud rate generator and FIFO support |
| SD0_CLK / SD0_CMD / SD0_DAT0–3 | SD host interface signals | 4-bit SD bus supporting high-speed mode (25 MB/s) and SDIO v3.00 for Wi-Fi/BLE modules |
| QSPI_IO0–3 / QSPI_CLK / QSPI_CS | Quad SPI interface | Direct connection to serial NOR flash with quad I/O for fast boot code and firmware loading |
Key Features
| Feature | Design Value |
|---|---|
| Graphic-LCD Controller (GLCDC) | Supports 3-layer overlay (background + 2 graphics planes) with 32-/16-bpp formats for industrial HMI displays |
| 2D Drawing Engine (DRW2D) | Hardware-accelerated vector drawing (lines, triangles, circles) and bit blitting with rotation/stretching for UI rendering |
| Real-Time Clock (RTC) | Battery-backed RTC with leap-year correction, time-capture on external event, and binary/count modes |
| Event Link Controller (ELC) | 83 internal event sources routed without CPU intervention-enabling deterministic peripheral chaining (e.g., timer → ADC → DMA) |
| Temperature Sensor | On-die sensor with ±1°C relative precision, digitized via S12AD1 for thermal monitoring and compensation |
Applications
| Industrial HMI Panel | Secure IoT Gateway |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with local graphics rendering and remote diagnostics. IC Role / Device Role / Timing Role: Primary application processor executing RTOS, driving 480×272 LCD via GLCDC+DRW2D, managing CAN/Ethernet comms, and sampling analog sensors. Use Value: Dual-bank flash enables seamless field firmware updates without halting HMI operation; TSIP ensures secure OTA update verification. | Use Scenario: Edge gateway aggregating Modbus RTU, CAN bus, and sensor data before forwarding to cloud via Ethernet or cellular modem. IC Role / Device Role / Timing Role: Central protocol translator and security enforcer-running TLS stack on FPU, encrypting payloads with AES-256, and timestamping events via RTC. Use Value: Integrated Ethernet MAC + SDHI allows local logging to SD card during network outages; 12-bit ADCs monitor power rail health. |
| Networked Building Controller | Medical Data Logger |
Use Scenario: HVAC controller with BACnet/IP over Ethernet, local CAN-connected actuators, and SD-card-based trend logging. IC Role / Device Role / Timing Role: Real-time scheduler coordinating temperature regulation loops, Ethernet packet handling, and periodic SD write operations. Use Value: PCLKB-synchronized 12-bit ADCs sample thermistors at 2.1 kSPS; dual-bank flash isolates control firmware from logging application updates. | Use Scenario: Portable diagnostic device acquiring ECG waveforms, storing encrypted patient records, and displaying results on monochrome LCD. IC Role / Device Role / Timing Role: Signal acquisition front-end with 12-bit ADC (S12AD1), low-power standby RAM retention, and AES-128 encryption of stored data. Use Value: Standby RAM (8 KB) preserves session state during battery swaps; TSIP accelerates cryptographic signing of medical data per HIPAA requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5651EHGFM#10 | Same RX65N Group die, but 177-pin TFLGA with 1.5 MB flash and 256 KB SRAM (not 2 MB/640 KB) | Limited code space restricts complex GUI or protocol stacks; insufficient for dual-bank firmware + application partitioning | Select only if firmware size < 1.2 MB and no DRW2D/GLCDC-intensive rendering required |
| R5F5660NHDFA#30 | RX660 Group part: 160 MHz CPU, 2 MB flash, 1 MB SRAM, but no GLCDC, DRW2D, or TSIP-adds USB HS and CAN FD | Higher CPU throughput suits compute-heavy tasks, but lacks integrated graphics/security needed for HMI or certified medical use | Prefer when prioritizing raw processing (e.g., motor control algorithms) over display/crypto features |
Compared with R5F5651CHGFM#10, the R5F5651EHGFM#10 reduces flash/SRAM capacity while retaining identical peripherals and package, making it suitable for cost-sensitive designs with smaller firmware footprints; the R5F5660NHDFA#30 trades graphics and security IP for higher clock speed and CAN FD, better fitting automotive or industrial motion control where those features are secondary.
Availability
R5F5651CHGFM#10 is available at Aetrix Electronics and suitable for industrial HMI panels, secure IoT gateways, and networked building controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F5651CHGFM#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX65N Group-including R5F5651CHGFM#10-is designed for high-integration industrial edge devices requiring rich connectivity (Ethernet/CAN/SD), graphics capability (GLCDC/DRW2D), and functional safety (IEC60730) with hardware security (TSIP).
FAQ
What is the maximum operating frequency and CPU architecture of the R5F5651CHGFM#10?
The R5F5651CHGFM#10 operates at a maximum frequency of 120 MHz using the 32-bit RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions. It delivers 240 DMIPS performance and includes single-precision IEEE-754 floating-point unit (FPU) for efficient math-intensive tasks. The R5F5651CHGFM#10's instruction set supports DSP operations and fast interrupt response critical for real-time industrial control.
Does the R5F5651CHGFM#10 support dual-bank flash for safe firmware updates?
Yes, the R5F5651CHGFM#10 includes 2 MB of on-chip code flash memory organized in a dual-bank structure, enabling background programming and atomic bank swapping. This allows one bank to execute active firmware while the other is being reprogrammed-ensuring zero-downtime updates essential for unattended industrial systems. The R5F5651CHGFM#10's flash controller supports no-wait access up to 50 MHz and handles cache hits at full 120 MHz.
What graphics and display capabilities does the R5F5651CHGFM#10 provide?
The R5F5651CHGFM#10 integrates a Graphic-LCD Controller (GLCDC) supporting three overlay planes (background, graphic 1, graphic 2) and a 2D Drawing Engine (DRW2D) for hardware-accelerated vector drawing and bit blitting. It supports 32-/16-bpp pixel formats and CLUT-based color lookup tables. These features make the R5F5651CHGFM#10 ideal for industrial HMIs requiring responsive UI rendering without burdening the CPU.
How does the R5F5651CHGFM#10 meet IEC60730 safety requirements?
The R5F5651CHGFM#10 incorporates multiple IEC60730-compliant safety features: oscillation-stoppage detection, CRC calculator (CRCA) for memory/data integrity, self-diagnostic A/D converter, register write protection, and Trusted Secure IP (TSIP) for cryptographic validation. Its memory protection unit (MPU) enforces execution privilege separation. These capabilities allow the R5F5651CHGFM#10 to serve as the safety controller in Class B appliances and industrial equipment.
What is the package type and temperature grade of the R5F5651CHGFM#10?
The R5F5651CHGFM#10 uses the PTLG0177KA-A package: a 177-pin Thin Fine-Pitch Land Grid Array measuring 8 mm × 8 mm with 0.5-mm pitch. It is rated for the G-version industrial temperature range of –40°C to +105°C, making it suitable for deployment in harsh environments such as factory floors, outdoor gateways, and transportation infrastructure where thermal stability is critical. The R5F5651CHGFM#10's package supports fine-pitch routing and efficient heat dissipation.
R5F5651CHGFM#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX651
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 42
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b; D/A 1x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5651CHGFM#10 FAQ
1.How can I place an order for R5F5651CHGFM#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5651CHGFM#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5651CHGFM#10 reliable?
The price and inventory of R5F5651CHGFM#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5651CHGFM#10 is usually 5 days.
3.What payment methods are accepted for R5F5651CHGFM#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5651CHGFM#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5651CHGFM#10?
R5F5651CHGFM#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5651CHGFM#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5651CHGFM#10?
For technical support, including R5F5651CHGFM#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5651CHGFM#10 requirements.
6.How does Aetrix verify that R5F5651CHGFM#10 is sourced from the original manufacturer or authorized distributors?
All R5F5651CHGFM#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5651CHGFM#10 meets industry standards.
7.What is the process for return or replacement of R5F5651CHGFM#10?
All R5F5651CHGFM#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5651CHGFM#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5651CHGFM#10 part is unused and in its original packaging.
Return procedure for R5F5651CHGFM#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5651CHGFM#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

