Renesas R5F5651EDGLC#20
- Part No.:
- R5F5651EDGLC#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 177-TFLGA
- Datasheet:
-
R5F5651EDGLC#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 177TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:319
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5651EDGLC#20 from Renesas is a 32-bit RXv2 microcontroller operating at up to 120 MHz, delivering 240 DMIPS with integrated single-precision IEEE-754 FPU, 2 MB on-chip code flash, 640 KB SRAM, and hardware AES encryption. It integrates Ethernet MAC, dual CAN, SD host/slave, QSPI, GLCDC, DRW2D, and 12-bit A/D + D/A converters for industrial HMI and networked edge devices.
For engineers reviewing the R5F5651EDGLC#20 datasheet, R5F5651EDGLC#20 pinout, R5F5651EDGLC#20 application, or R5F5651EDGLC#20 equivalent, key selection criteria include its 176-pin LFBGA package (PLQP0176KB-A), -40°C to +85°C temperature grade, dual-bank flash for safe firmware updates, 120-MHz real-time deterministic execution, and IEC60730-compliant safety features including CRC, IWDT, and register write protection.
Technical Context
The R5F5651EDGLC#20 implements the RXv2 CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and memory protection unit (MPU) supporting eight configurable regions. Its clock system combines external crystal or internal PLL (up to 120 MHz ICLK), independent PCLKA/PCLKB domains (120/60 MHz), and dedicated IWDT oscillator (120 kHz).
Peripheral subsystems are tightly coupled via Event Link Controller (ELC): 262 interrupt sources feed into ICUB, DMA controllers (DMACAa: 8 ch, EXDMAC: 2 ch, DTCb: 1 ch) manage data movement without CPU intervention, and timer units (MTU3a, TPUa, CMTW) provide synchronized PWM, capture, and RTC-triggered A/D conversion across multiple clock domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Max Operating Frequency | 120 MHz system clock (ICLK); PCLKA up to 120 MHz, PCLKB up to 60 MHz |
| Memory | 2 MB code flash (dual-bank), 640 KB SRAM (no wait states), 32 KB data flash (100k erase cycles) |
| Analog Peripherals | Two 12-bit A/D units (8 + 21 ch), two 12-bit D/A channels, on-die temperature sensor (±1°C) |
| Connectivity | Ethernet MAC (10/100 Mbps MII/RMII), 2× CAN (ISO11898-1), 3× RSPI, 1× QSPI, 3× I2C, 13× SCI, SDHI/SDSI/MMCIF |
| Security & Safety | AES-128/192/256, TSIP, MPU, Trusted Memory (TM), CRC calculator (8/32-bit), IEC60730 self-test support |
| Package & Temp | PLQP0176KB-A (176-pin LFBGA, 24 × 24 mm, 0.5 mm pitch), D-version (–40°C to +85°C) |
Pinout & Package
Package: PLQP0176KB-A - 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA), 24 mm × 24 mm body, 0.5 mm ball pitch, RoHS-compliant, lead-free solder profile.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital (VCC) and analog (AVCC0/AVCC1) rails enable noise isolation for ADC/DAC operation |
| XTAL / EXTAL | Main clock oscillator terminals | Supports 8–24 MHz crystal resonator for precise timing; enables PLL multiplication to 120 MHz |
| RES# | Active-low reset input | Hardware reset assertion; initiates power-on reset sequence when driven low during power-up |
| MD0 / MD1 | Mode setting pins | Determine boot mode (SCI/USB/FINE) and chip configuration at reset release |
| ETH_MDC / ETH_MDIO | IEEE 802.3 management interface | Serial interface for configuring Ethernet PHY registers via SMI protocol |
| ETXD0–ETXD3 / ETX_EN / ETX_CLK | Ethernet transmit signals | MII-mode parallel transmit bus (4-bit data + enable + clock) for 10/100 Mbps operation |
| ERXD0–ERXD3 / ERX_DV / ERX_ER | Ethernet receive signals | MII-mode parallel receive bus (4-bit data + data valid + error) synchronized to ERX_CLK |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming and safe firmware updates without halting execution or losing real-time responsiveness |
| Integrated GLCDC + DRW2D | Hardware-accelerated graphics rendering supports 3-plane overlay, bit-blitting, rotation, and vector drawing for embedded GUIs |
| Event Link Controller (ELC) | Direct peripheral-to-peripheral triggering eliminates CPU overhead for time-critical sequences like PWM-triggered ADC sampling |
| IEC60730-compliant safety suite | Includes oscillation-stop detection, CRC calculation, IWDT windowing, register write protection, and A/D self-diagnostic for Class B certification |
| SD host/slave + MMCIF triple interface | Single-chip support for SD memory cards, SDIO peripherals (Wi-Fi/BT modules), and eMMC storage in industrial gateways |
Applications
| Industrial HMI Panel | Smart Gateway Controller |
|---|---|
Use Scenario: Touch-enabled factory display with real-time process visualization and local control logic. IC Role / Device Role / Timing Role: Main application processor executing RTOS, driving 480×272 LCD via GLCDC, capturing touch via SCI-based controller, and managing EtherCAT slave communication. Use Value: Integrated DRW2D accelerates UI rendering; dual CAN and Ethernet enable concurrent fieldbus and cloud connectivity; 640 KB SRAM hosts full GUI stack and protocol stacks. | Use Scenario: Edge gateway aggregating Modbus RTU sensors, forwarding data via MQTT over Ethernet to cloud platforms. IC Role / Device Role / Timing Role: Central protocol translator with SDHI for local logging, TLS offload via AES engine, and deterministic 120-MHz scheduling of sensor polling and packet assembly. Use Value: Hardware crypto accelerates TLS handshake; dual-bank flash allows silent OTA updates; 2 MB flash stores multiple firmware images and certificate bundles. |
| Medical Infusion Pump | Building Automation Controller |
Use Scenario: Battery-backed infusion device requiring motor control, pressure sensing, and USB host for configuration. IC Role / Device Role / Timing Role: Safety-critical controller running IEC60730-certified firmware, generating precise PWM for stepper drivers, sampling analog pressure transducers, and handling USB HID configuration. Use Value: MPU enforces memory partitioning between safety and non-safety tasks; IWDT windowing prevents runaway code; temperature sensor monitors internal thermal margin. | Use Scenario: HVAC controller interfacing with BACnet MS/TP field devices, managing fan speed via PWM, and logging data to SD card. IC Role / Device Role / Timing Role: Fieldbus master with dual CAN for BACnet over CAN, SCI-based RS-485 for MS/TP, and SDHI for long-term trend storage. Use Value: 136 GPIOs support diverse I/O expansion; 12-bit ADC resolves thermistor curves with <0.1°C precision; standby RAM preserves state during brownouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5651EDGFC#20 | Same RX651 Group silicon, identical peripherals and memory, but in 144-pin LFQFP (PLQP0144KA-B) package | Lower pin count reduces PCB layer count and routing complexity; lacks 20 GPIOs and 2 CAN channels vs. R5F5651EDGLC#20 | Select for cost-sensitive designs where Ethernet and full CAN capability are not required |
| R5F566TEADFP#30 | RX66T Group part: higher 160 MHz CPU, enhanced MTU3 timers for motor control, no Ethernet MAC or GLCDC | Optimized for servo drives and inverters; lacks graphics, networking, and SD interfaces present in R5F5651EDGLC#20 | Select when real-time motor control dominates over HMI/cloud connectivity requirements |
Compared with R5F5651EDGLC#20, the R5F5651EDGFC#20 offers identical functionality in a smaller footprint but reduced I/O and interface count, while the R5F566TEADFP#30 trades networking and graphics for superior motor-control timing precision and higher CPU throughput-making each suitable for distinct system architectures.
Availability
R5F5651EDGLC#20 is available at Aetrix Electronics and suitable for industrial HMI panels, smart gateways, medical infusion pumps, and building automation controllers requiring stable component supply, long lifecycle assurance, and automotive-grade reliability under extended temperature operation.
Supply support for R5F5651EDGLC#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX651 Group, which includes the R5F5651EDGLC#20, was designed specifically for high-performance, safety-aware industrial HMI and networked edge devices requiring rich graphics, deterministic real-time control, and secure connectivity.
FAQ
What is the maximum operating frequency and CPU performance of the R5F5651EDGLC#20?
The R5F5651EDGLC#20 operates at a maximum system clock frequency of 120 MHz using the RXv2 core, achieving 240 DMIPS of processing performance. Its single-precision IEEE-754 floating-point unit (FPU) executes math-intensive operations without software emulation, and the 5-stage pipeline with variable-length instructions ensures efficient code density and deterministic timing critical for real-time industrial applications.
Does the R5F5651EDGLC#20 support dual-bank flash for safe firmware updates?
Yes, the R5F5651EDGLC#20 supports dual-bank flash architecture, enabling background programming and seamless firmware updates. One bank can execute code while the other is being reprogrammed, eliminating downtime and ensuring continuous operation-a key requirement for unattended industrial systems. This feature is implemented in hardware and requires no external memory or bootloader complexity.
What graphics capabilities does the R5F5651EDGLC#20 provide for HMI applications?
The R5F5651EDGLC#20 integrates both a Graphic-LCD Controller (GLCDC) and a 2D Drawing Engine (DRW2D). The GLCDC supports 3-plane overlay (background, graphic 1, graphic 2) and multiple pixel formats (32/16/8 bpp), while DRW2D accelerates vector drawing, bit-blitting, rotation, and scaling-enabling responsive GUIs on resolutions up to WVGA without burdening the CPU.
How does the R5F5651EDGLC#20 meet IEC60730 safety requirements for household appliances?
The R5F5651EDGLC#20 includes dedicated hardware features for IEC60730 Class B compliance: oscillation-stop detection, CRC calculator (8/32-bit), independent watchdog timer (IWDT) with windowing, register write protection, and self-diagnostic A/D functions. These are documented in Renesas' functional safety manual R01US0094EJ0300 and validated for use in certified safety firmware stacks.
What is the package type and pin count of the R5F5651EDGLC#20?
The R5F5651EDGLC#20 uses the PLQP0176KB-A package: a 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA) with 24 mm × 24 mm body size and 0.5 mm ball pitch. This package provides 136 general-purpose I/O pins-including 19 with 5-V tolerance-and supports full peripheral access including Ethernet, dual CAN, SD interfaces, and GLCDC signal routing.
R5F5651EDGLC#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 177-TFLGA
- Series:
- RX651
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 136
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5651EDGLC#20 FAQ
1.How can I place an order for R5F5651EDGLC#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5651EDGLC#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5651EDGLC#20 reliable?
The price and inventory of R5F5651EDGLC#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5651EDGLC#20 is usually 5 days.
3.What payment methods are accepted for R5F5651EDGLC#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5651EDGLC#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5651EDGLC#20?
R5F5651EDGLC#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5651EDGLC#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5651EDGLC#20?
For technical support, including R5F5651EDGLC#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5651EDGLC#20 requirements.
6.How does Aetrix verify that R5F5651EDGLC#20 is sourced from the original manufacturer or authorized distributors?
All R5F5651EDGLC#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5651EDGLC#20 meets industry standards.
7.What is the process for return or replacement of R5F5651EDGLC#20?
All R5F5651EDGLC#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5651EDGLC#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5651EDGLC#20 part is unused and in its original packaging.
Return procedure for R5F5651EDGLC#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5651EDGLC#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

