Renesas R5F565N4EGLK#20
- Part No.:
- R5F565N4EGLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F565N4EGLK#20.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 145TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F565N4EGLK#20 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with single-precision IEEE-754 FPU, 240 DMIPS performance, 2 MB on-chip code flash (dual-bank), 640 KB SRAM, and integrated Ethernet MAC, CAN, SD host/slave, QSPI, GLCDC, DRW2D, and TSIP encryption. It targets industrial HMI, networked gateways, and secure edge devices requiring real-time control and rich peripheral integration.
For engineers reviewing the R5F565N4EGLK#20 datasheet, R5F565N4EGLK#20 pinout, R5F565N4EGLK#20 application, or R5F565N4EGLK#20 equivalent, key selection considerations include its 177-pin TFLGA package, -40°C to +105°C operating range, dual-bank flash for safe firmware updates, hardware-accelerated 2D graphics rendering, and IEC60730-compliant safety features including CRC, IWDT, and register write protection.
Technical Context
The R5F565N4EGLK#20 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions-enabling ultra-compact code density. Its memory subsystem includes dual-bank 2 MB flash supporting background programming and bank switching, plus 640 KB zero-wait-state SRAM partitioned into 256 KB main RAM and 384 KB expansion RAM.
Peripheral integration centers on deterministic real-time I/O: Ethernet MAC with RMII/MII, two CAN 2.0B channels (32 mailboxes each), 13 SCI interfaces (including FIFO-equipped SCIi), three RSPI, one QSPI, SDHI/SDSI/MMCIF controllers, and dedicated hardware accelerators for 2D drawing (DRW2D) and cryptographic operations (AES-128/192/256, TSIP).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Flash Memory | 2 MB dual-bank code flash; enables safe over-the-air updates without halting execution |
| SRAM | 640 KB total (256 KB + 384 KB expansion); zero-wait access at 120 MHz |
| Operating Temp | -40°C to +105°C (G-version); qualified for extended industrial environments |
| Package | PTLG0177KA-A: 177-pin TFLGA, 8 mm × 8 mm, 0.5 mm pitch |
| Peripherals | Ethernet MAC (10/100 Mbps), 2× CAN, SDHI/SDSI, QSPI, GLCDC, DRW2D, TSIP |
| Safety Features | IEC60730-compliant: CRCA, IWDT, MPU, register write protection, A/D self-diagnostic |
Pinout & Package
PTLG0177KA-A: 177-pin Thin Fine-Pitch Land Grid Array (TFLGA), 8 mm × 8 mm body, 0.5 mm pitch, 0.65 mm height, RoHS-compliant, lead-free matte tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Separate analog/digital domains enable noise isolation for ADC/DAC operation |
| VBATT | Battery backup supply | Retains RTC and standby RAM during main power loss |
| XTAL/EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external resonator for precise system timing |
| ETH_MDC/MDIO | IEEE 802.3 management interface | Enables PHY configuration and status monitoring via SMI protocol |
| TXD0/RXD0 | SCI0 asynchronous serial I/O | Dedicated UART pins for bootloader, debug, or host communication |
| SD0_CLK/SD0_CMD/SD0_DAT | SD host interface signals | Direct connection to SD memory cards or SDIO peripherals at up to 25 MB/s |
| QSPI_IO0–IO3 | Quad SPI data lines | Enables high-speed x4 read/write to external serial flash (e.g., Winbond W25Q) |
| GLCD_D0–D23 | Graphic LCD data bus | 24-bit parallel interface supporting RGB565, RGB666, and YUV formats |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Allows simultaneous code execution from one bank while programming/erasing the other-critical for fail-safe firmware updates |
| Hardware 2D drawing engine (DRW2D) | Accelerates vector primitives (lines, circles), bit blitting, rotation, and scaling-reducing CPU load in GUI applications |
| Trusted Secure IP (TSIP) | On-die cryptographic accelerator supporting AES-128/192/256, secure key storage, and RNG-enabling secure boot and OTA |
| IEC60730 Class B compliance support | Includes oscillation-stop detection, CRC calculator (CRCA), IWDT windowing, and A/D self-test-reducing certification effort |
| Event Link Controller (ELC) | 83 internal event sources routed without CPU intervention-enabling deterministic low-latency peripheral coordination (e.g., timer-triggered ADC capture) |
Applications
| Industrial HMI Panel | Smart Gateway Controller |
|---|---|
Use Scenario: Touch-enabled factory display with real-time process visualization, alarm logging, and local web server. IC Role / Device Role / Timing Role: Main application processor managing GLCDC-driven TFT display, DRW2D-accelerated UI rendering, Ethernet TCP/IP stack, and SDHI-based log storage. Use Value: Integrated 24-bit RGB interface, hardware 2D engine, and 2 MB flash eliminate external graphics controller and simplify BOM. | Use Scenario: Protocol-bridging device connecting Modbus RTU field sensors to cloud via Ethernet/Wi-Fi (via external transceiver). IC Role / Device Role / Timing Role: Central protocol translator running dual CAN buses (field side), Ethernet MAC (cloud side), and TLS-secured MQTT client using TSIP-accelerated crypto. Use Value: On-chip CAN, Ethernet, and AES/TSIP reduce external IC count and ensure deterministic latency for time-critical bridging. |
| Secure Edge Node | Medical Data Logger |
Use Scenario: Battery-powered patient monitor collecting ECG, SpO₂, and temperature, then transmitting encrypted data over Ethernet. IC Role / Device Role / Timing Role: System-on-chip handling analog sensor acquisition (S12AD), temperature sensing, AES-256 encryption (TSIP), and Ethernet frame transmission. Use Value: Integrated 12-bit ADC with self-diagnostic, hardware crypto, and VBATT-backed RTC enable regulatory-compliant, tamper-resistant logging. | Use Scenario: Portable diagnostic tool capturing multi-channel biomedical waveforms and storing them to SD card with timestamped metadata. IC Role / Device Role / Timing Role: Real-time waveform acquisition controller using MTU3-triggered S12AD sampling, DRW2D for on-device waveform rendering, and SDHI for high-speed buffered writes. Use Value: Simultaneous 21-channel ADC input (S12AD unit 1), 25 MB/s SD write speed, and zero-wait SRAM allow gapless 10 kHz+ sampling with local visualization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEDFP#30 | Same RX65N Group, 144-pin LQFP package; 1.5 MB flash, 256 KB SRAM | Lacks GLCDC, DRW2D, SD slave, and second CAN channel; lower peripheral count | Choose for cost-sensitive, non-graphical applications where TFLGA assembly is impractical |
| R7FA6M2AF3CFP#AA0 | RX72M Group; 200 MHz, 1 MB flash, 384 KB SRAM, no TSIP, no DRW2D, adds USB HS | Higher CPU performance but missing hardware 2D engine and secure crypto acceleration | Prefer when USB 2.0 High-Speed host capability is required and graphical acceleration is handled externally |
Compared with R5F565N4EGLK#20, the R5F565NEDFP#30 reduces footprint and cost at the expense of graphics and security features, while the R7FA6M2AF3CFP#AA0 trades TSIP and DRW2D for higher clock speed and USB HS-making R5F565N4EGLK#20 optimal for secure, graphics-rich industrial edge nodes.
Availability
R5F565N4EGLK#20 is available at Aetrix Electronics and suitable for industrial HMI, smart gateway controllers, secure edge nodes, and medical data loggers requiring stable component supply across long product lifecycles.
Supply support for R5F565N4EGLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise markets.
The RX65N Group-including R5F565N4EGLK#20-is designed for high-integration industrial applications demanding real-time performance, functional safety, rich connectivity (Ethernet/CAN/SD), and embedded graphics, with emphasis on IEC60730 compliance and secure firmware deployment.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F565N4EGLK#20?
The R5F565N4EGLK#20 operates at a maximum frequency of 120 MHz using the 32-bit RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instruction set. It delivers 240 DMIPS performance and includes single-precision IEEE-754 floating-point unit, on-chip multiplier (1-cycle), and divider (2-cycle). This architecture enables high code density and deterministic real-time execution critical for industrial control tasks in the R5F565N4EGLK#20.
Does the R5F565N4EGLK#20 support secure boot and cryptographic operations?
Yes, the R5F565N4EGLK#20 integrates Trusted Secure IP (TSIP) hardware acceleration for AES-128/192/256 encryption/decryption, secure key storage, and random number generation. It also supports Trusted Memory (TM) to protect code flash regions from unauthorized read access. These features-combined with CRC calculator (CRCA), independent watchdog timer (IWDT) with windowing, and register write protection-enable certified secure boot and firmware update workflows compliant with IEC60730 Class B requirements for the R5F565N4EGLK#20.
What display interfaces and graphics capabilities does the R5F565N4EGLK#20 provide?
The R5F565N4EGLK#20 includes a full-featured Graphic-LCD Controller (GLCDC) supporting 24-bit RGB parallel output (GLCD_D0–D23) and a dedicated 2D Drawing Engine (DRW2D) for hardware-accelerated vector graphics (lines, circles), bit blitting, rotation, and scaling. It supports multiple pixel formats (RGB565, RGB666, CLUT), three overlay planes, and direct frame buffer access. These capabilities eliminate the need for external graphics controllers in HMI applications built around the R5F565N4EGLK#20.
How many CAN interfaces does the R5F565N4EGLK#20 support, and what is their compliance level?
The R5F565N4EGLK#20 integrates two fully independent CAN modules compliant with ISO 11898-1 (CAN 2.0B), each supporting standard and extended frames with 32 configurable mailboxes. Both CAN channels support bit rates up to 1 Mbps, programmable sample points, loopback mode for self-test, and error counters with interrupt reporting. This dual-CAN capability enables robust fieldbus communication in industrial automation systems using the R5F565N4EGLK#20 as the central controller.
What is the package type and pin count of the R5F565N4EGLK#20?
The R5F565N4EGLK#20 uses the PTLG0177KA-A package: a 177-pin Thin Fine-Pitch Land Grid Array (TFLGA) with 8 mm × 8 mm body size, 0.5 mm pitch, and 0.65 mm height. This RoHS-compliant, lead-free package provides 136 general-purpose I/O pins (19 with 5-V tolerance), supports high-density PCB layouts, and is optimized for automated assembly in industrial-grade manufacturing. The physical layout and thermal characteristics of the PTLG0177KA-A package are integral to the R5F565N4EGLK#20's reliability in extended temperature operation.
R5F565N4EGLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX65N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F565N4EGLK#20 FAQ
1.How can I place an order for R5F565N4EGLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F565N4EGLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F565N4EGLK#20 reliable?
The price and inventory of R5F565N4EGLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F565N4EGLK#20 is usually 5 days.
3.What payment methods are accepted for R5F565N4EGLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F565N4EGLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F565N4EGLK#20?
R5F565N4EGLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F565N4EGLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F565N4EGLK#20?
For technical support, including R5F565N4EGLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F565N4EGLK#20 requirements.
6.How does Aetrix verify that R5F565N4EGLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F565N4EGLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F565N4EGLK#20 meets industry standards.
7.What is the process for return or replacement of R5F565N4EGLK#20?
All R5F565N4EGLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F565N4EGLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F565N4EGLK#20 part is unused and in its original packaging.
Return procedure for R5F565N4EGLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F565N4EGLK#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

