Renesas R5F565N7BGFB#30
- Part No.:
- R5F565N7BGFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F565N7BGFB#30.pdf
- Description:
- IC MCU 32BIT 768KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:180
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F565N7BGFB#30 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with single-precision IEEE-754 FPU, 240 DMIPS performance, 2 MB on-chip code flash (dual-bank), 640 KB SRAM, and integrated Ethernet MAC, CAN, SD host/slave, QSPI, and GLCDC for embedded HMI and industrial connectivity applications.
For engineers reviewing the R5F565N7BGFB#30 datasheet, R5F565N7BGFB#30 pinout, R5F565N7BGFB#30 application, or R5F565N7BGFB#30 equivalent, this MCU delivers deterministic real-time control with IEC60730 safety support, hardware encryption (AES-128/192/256 + TSIP), and dual-bank flash for safe firmware updates in field-deployed systems.
Technical Context
The R5F565N7BGFB#30 implements the RXv2 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates a memory protection unit (MPU) and Trusted Memory (TM) for secure code execution, alongside JTAG and FINE debugging interfaces.
Its clock system combines external crystal oscillators (8–24 MHz), internal PLL, and multiple on-chip oscillators (LOCO, HOCO, IWDT-dedicated), allowing independent clock domains: ICLK up to 120 MHz for CPU, PCLKA up to 120 MHz for high-speed peripherals (ETHERC, DRW2D), and PCLKB up to 60 MHz for timers and ADCs - enabling precise power/performance trade-offs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Flash Memory | 2 MB code flash with dual-bank structure enabling background programming and safe firmware swap |
| SRAM | 640 KB on-chip SRAM (256 KB main + 384 KB expansion), zero-wait-state access at 120 MHz |
| ADC/DAC | Two 12-bit A/D converters (8 + 21 channels); two 12-bit D/A converters with buffered/unbuffered output |
| Connectivity | Ethernet MAC (10/100 Mbps), CAN (2 channels, ISO11898-1), SD host/slave, QSPI, 3× RSPI, 13× SCI, 3× I2C, USB 2.0 FS OTG |
| Security & Safety | AES-128/192/256 + TSIP crypto engine; MPU; CRC calculator; IEC60730 self-test functions (oscillation detection, A/D diagnosis) |
| Package | LFBGA-176 (PLQP0176KB-A), 24 × 24 mm, 0.5-mm pitch, –40°C to +105°C (G-version) |
Pinout & Package
LFBGA-176 package (PLQP0176KB-A), 24 × 24 mm, 0.5-mm pitch, 136 general-purpose I/O pins with 5-V tolerance, open-drain capability, and programmable pull-up resistors.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital (VCC) and analog (AVCC0/AVCC1) supplies enable noise isolation for ADC/DAC operation |
| VBATT | Battery backup input | Supplies RTC during main power loss; enables calendar/clock retention in deep software standby mode |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal for precise system timing and Ethernet PHY synchronization |
| MD0 / MD1 | Mode setting pins | Determine boot source (SCI/USB/FINE) and operating mode at reset release; critical for production programming flow |
| ETH_MDC / ETH_MDIO / ETH_TXD[0:3] / ETH_RXD[0:3] | Ethernet physical interface | Direct MII/RMII connection to external PHY; no external transceiver required for basic 10/100 Mbps operation |
| SD0_CMD / SD0_CLK / SD0_DATA[0:3] | SD host interface signals | 1- or 4-bit SD bus supporting SD memory cards and SDIO peripherals (e.g., Wi-Fi modules) at up to 25 MB/s |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates without halting application execution - essential for remote OTA deployments |
| Integrated GLCDC + DRW2D | Hardware-accelerated 2D graphics rendering and LCD panel control eliminate need for external display controller in HMI designs |
| IEC60730-compliant safety functions | Includes oscillation-stop detection, CRC calculator, A/D self-diagnosis, and register write protection for Class B certification |
| Event Link Controller (ELC) | 83 internal event signals routed without CPU intervention - reduces latency and ISR overhead for time-critical sensor/control loops |
| Trusted Secure IP (TSIP) | Hardware-accelerated AES and secure key storage prevent firmware cloning and unauthorized access to encrypted data |
Applications
| Industrial Gateway | Smart HMI Terminal |
|---|---|
Use Scenario: Edge gateway aggregating Modbus RTU, CAN bus, and Ethernet data for cloud upload in factory automation. IC Role / Device Role / Timing Role: Central protocol translator and real-time scheduler managing concurrent CAN frames, SD card logging, and TCP/IP stack. Use Value: Dual-bank flash allows field firmware updates without interrupting data acquisition; integrated Ethernet MAC and CAN reduce BOM cost vs. discrete PHY + transceiver solutions. |
Use Scenario: Touch-enabled operator interface with graphic LCD, local data logging, and USB configuration port. IC Role / Device Role / Timing Role: Display controller (GLCDC), graphics accelerator (DRW2D), and touch controller interface via SCI/USB. Use Value: On-chip 2D drawing engine offloads CPU from bitmap scaling/rotation; 640 KB SRAM supports large frame buffers for 800×480 displays. |
| Secure IoT Node | Medical Data Logger |
Use Scenario: Battery-powered environmental monitor transmitting encrypted sensor data over Ethernet or SD card. IC Role / Device Role / Timing Role: Secure data acquisition node with AES encryption, RTC timestamping, and low-power sleep modes. Use Value: TSIP hardware crypto engine ensures constant-time encryption; four low-power modes (deep software standby draws µA-level current) extend battery life. |
Use Scenario: Portable diagnostic device capturing analog biosignals (ECG, temperature) with timestamped storage. IC Role / Device Role / Timing Role: Precision analog front-end controller with 12-bit dual A/D, temperature sensor, and SDHI for medical-grade data logging. Use Value: Self-diagnostic A/D and CRC calculator support IEC62304 compliance; 0.48 µs conversion time enables high-resolution sampling of fast transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEDFBL#30 | LQFP-176 package (20 × 20 mm), same core/peripherals but different thermal and mechanical footprint | Suitable for designs requiring through-hole or reflow-compatible leaded packaging instead of BGA | Select when PCB assembly process lacks BGA rework capability or requires lower-cost inspection |
| R5F565NEBGFB#30 | Same LFBGA-176 package but with 1.5 MB flash and 256 KB SRAM (not 2 MB/640 KB) | Lower memory variant for cost-sensitive applications where full 2 MB flash and 640 KB SRAM are unused | Choose when firmware size and RAM usage remain below 1.5 MB/256 KB - reduces bill-of-materials cost |
Compared with R5F565N7BGFB#30, the R5F565NEDFBL#30 offers identical functionality in a leaded package for easier prototyping and legacy manufacturing, while R5F565NEBGFB#30 provides a memory-down option that trades capacity for cost savings without altering pinout or peripheral availability.
Availability
R5F565N7BGFB#30 is available at Aetrix Electronics and suitable for industrial gateways, smart HMI terminals, secure IoT nodes, and medical data loggers requiring stable component supply across extended product lifecycles.
Supply support for R5F565N7BGFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for automotive, industrial, and IoT markets.
The RX65N Group, including R5F565N7BGFB#30, was designed for high-integration industrial HMI and connectivity applications demanding real-time performance, functional safety, and hardware security in a single chip.
FAQ
What is the maximum operating frequency and core type of the R5F565N7BGFB#30?
The R5F565N7BGFB#30 operates at a maximum frequency of 120 MHz using the 32-bit RXv2 CPU core. This core delivers 240 DMIPS performance and includes a single-precision IEEE-754 floating-point unit, 5-stage pipeline, and variable-length instruction set for high code density. Its architecture supports deterministic real-time execution critical for industrial control tasks.
Does the R5F565N7BGFB#30 support secure firmware updates?
Yes, the R5F565N7BGFB#30 supports secure firmware updates via its dual-bank flash architecture and Trusted Memory (TM) function. The dual-bank structure allows background programming of one bank while executing from the other, enabling seamless over-the-air (OTA) updates. TM protects designated code regions from unauthorized read access, ensuring firmware integrity during update and runtime.
What communication interfaces are integrated into the R5F565N7BGFB#30?
The R5F565N7BGFB#30 integrates Ethernet MAC (10/100 Mbps), CAN (2 channels, ISO11898-1 compliant), SD host/slave, QSPI, 3× RSPI, 13× SCI, 3× I2C, USB 2.0 FS OTG, and MMCIF. These interfaces enable direct connectivity to industrial networks, memory cards, displays, sensors, and wireless modules without external bridge ICs - reducing system complexity and BOM cost.
How does the R5F565N7BGFB#30 meet IEC60730 safety requirements?
The R5F565N7BGFB#30 includes dedicated hardware features for IEC60730 Class B compliance: oscillation-stoppage detection, CRC calculator (8-/32-bit), self-diagnostic A/D converter, register write protection, and independent watchdog timer (IWDT). These functions allow runtime verification of clock integrity, memory consistency, analog subsystem health, and critical register values - satisfying mandatory safety checks for household and industrial appliances.
What is the package type and operating temperature range of the R5F565N7BGFB#30?
The R5F565N7BGFB#30 uses a 176-pin LFBGA package (PLQP0176KB-A, 24 × 24 mm, 0.5-mm pitch) and is rated for operation from –40°C to +105°C (G-version). This wide temperature range and fine-pitch BGA footprint make it suitable for industrial environments with thermal stress, while the 136 GPIOs with 5-V tolerance simplify interfacing with legacy 5-V peripherals.
R5F565N7BGFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX65N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F565N7BGFB#30 FAQ
1.How can I place an order for R5F565N7BGFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F565N7BGFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F565N7BGFB#30 reliable?
The price and inventory of R5F565N7BGFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F565N7BGFB#30 is usually 5 days.
3.What payment methods are accepted for R5F565N7BGFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F565N7BGFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F565N7BGFB#30?
R5F565N7BGFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F565N7BGFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F565N7BGFB#30?
For technical support, including R5F565N7BGFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F565N7BGFB#30 requirements.
6.How does Aetrix verify that R5F565N7BGFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F565N7BGFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F565N7BGFB#30 meets industry standards.
7.What is the process for return or replacement of R5F565N7BGFB#30?
All R5F565N7BGFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F565N7BGFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F565N7BGFB#30 part is unused and in its original packaging.
Return procedure for R5F565N7BGFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F565N7BGFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

