Renesas R5F565N7EDFB#10
- Part No.:
- R5F565N7EDFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F565N7EDFB#10.pdf
- Description:
- IC MCU 32BIT 768KB FLSH 144LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,238
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F565N7EDFB#10 from Renesas is a 32-bit RXv2 microcontroller operating at up to 120 MHz, delivering 240 DMIPS with integrated single-precision IEEE-754 FPU, 2 MB on-chip code flash, 640 KB SRAM, and hardware AES/TSIP encryption. It integrates Ethernet MAC, dual CAN channels (ISO 11898-1), SD host/slave, QSPI, GLCDC, DRW2D, and 12-bit A/D + D/A converters - deployed in industrial HMI, networked gateways, and secure IoT edge controllers.
For engineers reviewing the R5F565N7EDFB#10 datasheet, R5F565N7EDFB#10 pinout, R5F565N7EDFB#10 application, or R5F565N7EDFB#10 equivalent, key selection criteria include its 176-pin LFBGA package (PLQP0176KB-A), 120-MHz real-time performance with MPU and IEC60730 safety features, dual-bank flash for safe firmware updates, and integrated graphics acceleration for embedded display systems.
Technical Context
The R5F565N7EDFB#10 implements the RXv2 CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and dual multiply-accumulate units - enabling deterministic real-time control and DSP-like signal processing. Its clock system supports external crystal (8–24 MHz) or internal PLL, with independent domain clocks (ICLK up to 120 MHz, PCLKA up to 120 MHz, PCLKB up to 60 MHz) for precise peripheral timing.
It integrates dedicated safety peripherals including oscillation-stop detection, CRC calculator (CRCA), register write protection, self-diagnostic A/D, and Trusted Secure IP (TSIP) - all aligned with IEC60730 Class B compliance requirements. The ELC (Event Link Controller) enables hardware-triggered inter-module coordination without CPU intervention, reducing latency in time-critical control loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Max Operating Frequency | 120 MHz system clock (ICLK); supports zero-wait execution up to 50 MHz or cache-hit at 120 MHz |
| Memory | 2 MB code flash (dual-bank), 640 KB SRAM (no wait states), 32 KB data flash (100k erase cycles) |
| Analog Peripherals | Two 12-bit A/D units (8 + 21 ch), two 12-bit D/A channels, on-die temperature sensor (±1°C) |
| Connectivity | Ethernet MAC (10/100 Mbps), 2× CAN (32 mailboxes/channel), 3× RSPI, 1× QSPI, 3× I²C (1 Mbps), 13× SCI |
| Graphics & Media | GLCDC (3-plane overlay), DRW2D (vector/bit-blit), PDC (CMOS camera interface), SDHI/SDSI/MMCIF |
| Security & Safety | AES-128/192/256, TSIP, MPU (8 regions), CRCA, IWDT with window function, register write protection |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LFBGA, 24 × 24 mm, 0.5-mm pitch, –40°C to +85°C (D-version).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate analog/digital domains; AVCC0/AVCC1 power A/D and D/A; 2.7–3.6 V operation |
| RES# | Active-low reset input | Asynchronous hardware reset; triggers POR, LVD, and deep standby recovery sequences |
| XTAL / EXTAL | Main clock oscillator terminals | Supports 8–24 MHz crystal; enables high-accuracy timing for Ethernet, USB, RTC, and communication baud rates |
| ETH_MDC / ETH_MDIO | MDIO management interface | Configures external PHY registers via IEEE 802.3 clause 22; required for Ethernet link initialization |
| TXD0 / RXD0 | SCI0 asynchronous serial I/O | Default debug/console interface; supports bootloader mode and firmware update over UART |
| PE0–PE15 | General-purpose I/O with ELC event output | Configurable as PWM outputs, GPIO, or event-linked signals for timer/ADC synchronization |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming and seamless bank switching during runtime - critical for OTA firmware updates without service interruption |
| Event Link Controller (ELC) | Hardware routing of 83 internal events (e.g., TPU overflow → A/D trigger → DMA transfer) eliminates CPU polling and reduces interrupt latency |
| Trusted Secure IP (TSIP) | On-die cryptographic accelerator supporting AES, SHA, RSA key generation, and secure key storage - meets IEC62443-3-3 SL2 requirements |
| Graphic-LCD controller (GLCDC) | Direct RGB/TFT panel drive with alpha blending across 3 layers; eliminates external display controller in HMI designs |
| 2D drawing engine (DRW2D) | Hardware-accelerated vector rendering and bit-blit operations - offloads GUI composition from CPU, enabling smooth 60-fps UI on 800×480 displays |
Applications
| Industrial HMI Panel | Secure Network Gateway |
|---|---|
Use Scenario: Embedded operator interface for PLC-controlled machinery with touch screen, real-time diagnostics, and local data logging. IC Role / Device Role / Timing Role: Main application processor executing RTOS, driving TFT LCD via GLCDC+DRW2D, sampling sensors via A/D, and communicating via CAN/Ethernet. Use Value: Integrated graphics engine and dual-bank flash enable responsive UI with zero-latency firmware updates - eliminating downtime during field upgrades. | Use Scenario: Edge gateway aggregating Modbus TCP, CAN bus, and wireless sensor data for cloud upload in smart building infrastructure. IC Role / Device Role / Timing Role: Central protocol translator and security enforcer - terminating CAN frames, encapsulating into Ethernet packets, and applying AES encryption before transmission. Use Value: On-chip TSIP and dual CAN/Ethernet interfaces reduce BOM count and eliminate external crypto co-processors while meeting IEC62443 firmware signing requirements. |
| Medical Data Logger | Automated Test Equipment (ATE) |
Use Scenario: Portable device acquiring ECG waveforms, storing encrypted patient records on SD card, and transmitting via USB host to PC. IC Role / Device Role / Timing Role: Signal acquisition controller - synchronizing analog front-end sampling, timestamping with RTC, encrypting data via AES, and managing SDHI/USBb transfers. Use Value: Self-diagnostic A/D, temperature sensor, and register write protection satisfy IEC60730 Class B functional safety for Class II medical devices. | Use Scenario: Rack-mounted test instrument generating precision waveforms, capturing response signals, and validating DUT behavior under real-time constraints. IC Role / Device Role / Timing Role: Real-time waveform generator and analyzer - using MTU3 PWM outputs, TPU capture inputs, and ELC-synchronized ADC triggers for sub-microsecond timing alignment. Use Value: 120-MHz deterministic execution, hardware event chaining, and 0.42 µs A/D conversion enable <1 µs loop closure - essential for closed-loop calibration routines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEDFB#10 | Same RX65N Group, identical pinout and package, but with 1 MB code flash and 256 KB SRAM instead of 2 MB/640 KB | Suitable for cost-sensitive applications with smaller firmware footprint and lower RAM demand | Select when full 2 MB flash and 640 KB SRAM are not required - reduces memory cost without layout change |
| R5F566NEDFB#10 | Same package and core, but belongs to RX66N Group - adds GPTP timestamping, enhanced TSIP (SHA-256), and higher CAN FD support (not ISO 11898-1 only) | Better suited for time-sensitive networking (IEEE 1588), advanced cryptography, and CAN FD migration paths | Choose for future-proofing where CAN FD, PTP, or SHA-256 are mandatory - requires firmware adaptation but same PCB |
Compared with R5F565N7EDFB#10, the R5F565NEDFB#10 offers reduced memory capacity at lower cost for simpler applications, while the R5F566NEDFB#10 extends real-time networking and security capabilities - both retain pin compatibility but differ in flash size, RAM, and peripheral feature depth.
Availability
R5F565N7EDFB#10 is available at Aetrix Electronics and suitable for industrial HMI, secure network gateways, and medical data loggers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F565N7EDFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for automotive, industrial, and IoT markets.
The RX65N Group - including R5F565N7EDFB#10 - was designed for high-integration, safety-certifiable embedded applications demanding graphics, connectivity, and cryptographic security in a single chip.
FAQ
What is the maximum operating frequency and real-time performance of the R5F565N7EDFB#10?
The R5F565N7EDFB#10 operates at a maximum system clock frequency of 120 MHz and delivers 240 DMIPS of computational throughput. Its RXv2 core supports zero-wait-state execution for instructions hitting the ROM cache or running at ≤50 MHz, and it achieves 0.42 µs per-channel A/D conversion time - making it suitable for hard real-time control loops with sub-microsecond jitter requirements.
Does the R5F565N7EDFB#10 support IEC60730 Class B compliance out of the box?
Yes, the R5F565N7EDFB#10 includes multiple hardware features required for IEC60730 Class B certification: oscillation-stop detection, CRC calculator (CRCA), register write protection, self-diagnostic A/D converter, independent watchdog timer (IWDT) with window function, and memory protection unit (MPU). These are documented in Renesas Application Note R01AN3819JJ0100 and validated in the RX65N Functional Safety Package.
What graphics capabilities does the R5F565N7EDFB#10 provide for embedded display applications?
The R5F565N7EDFB#10 integrates a Graphic-LCD Controller (GLCDC) supporting RGB/TFT panels up to 1024×768 with 3-layer alpha-blended overlay, and a 2D Drawing Engine (DRW2D) that accelerates vector rendering, bit-blit, rotation, and scaling. Together, they enable rich GUIs on 800×480 displays without external graphics ICs - with DRW2D capable of >60 fps composition when paired with external SDRAM.
Can the R5F565N7EDFB#10 execute firmware updates in the field without interrupting operation?
Yes, the R5F565N7EDFB#10 supports seamless over-the-air (OTA) updates via its dual-bank flash architecture. One bank executes active firmware while the other receives and validates new code; bank switching occurs atomically on reset. This capability is enabled by the background programming (BGO) feature and is used in production deployments for industrial gateways and medical devices requiring zero-downtime maintenance.
What is the package type and thermal specification of the R5F565N7EDFB#10?
The R5F565N7EDFB#10 uses the PLQP0176KB-A package: a 176-pin low-profile fine-pitch ball grid array measuring 24 × 24 mm with 0.5-mm pitch. It is rated for industrial temperature range (–40°C to +85°C), specified as the D-version, and qualified per JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) for standard reflow assembly.
R5F565N7EDFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX65N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F565N7EDFB#10 FAQ
1.How can I place an order for R5F565N7EDFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F565N7EDFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F565N7EDFB#10 reliable?
The price and inventory of R5F565N7EDFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F565N7EDFB#10 is usually 5 days.
3.What payment methods are accepted for R5F565N7EDFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F565N7EDFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F565N7EDFB#10?
R5F565N7EDFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F565N7EDFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F565N7EDFB#10?
For technical support, including R5F565N7EDFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F565N7EDFB#10 requirements.
6.How does Aetrix verify that R5F565N7EDFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F565N7EDFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F565N7EDFB#10 meets industry standards.
7.What is the process for return or replacement of R5F565N7EDFB#10?
All R5F565N7EDFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F565N7EDFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F565N7EDFB#10 part is unused and in its original packaging.
Return procedure for R5F565N7EDFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F565N7EDFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

