Renesas R5F565N7EGFP#10
- Part No.:
- R5F565N7EGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F565N7EGFP#10.pdf
- Description:
- IC MCU 32BIT 768KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,945
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F565N7EGFP#10 from Renesas is a 32-bit RXv2 microcontroller with 120 MHz max operating frequency, 240 DMIPS performance, on-chip FPU, 2 MB code flash memory (dual-bank), 640 KB SRAM, and integrated Ethernet MAC, CAN, SD host/slave, QSPI, and GLCDC for embedded industrial HMI applications.
For engineers reviewing the R5F565N7EGFP#10 datasheet, R5F565N7EGFP#10 pinout, R5F565N7EGFP#10 application, or R5F565N7EGFP#10 equivalent, this MCU delivers deterministic real-time control, IEC60730-compliant safety features, hardware-accelerated graphics rendering, and secure boot via Trusted Secure IP (TSIP) - critical for medical displays, factory HMIs, and networked edge controllers.
Technical Context
The R5F565N7EGFP#10 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates dual 12-bit A/D converters (8 + 21 channels), two 12-bit D/A channels, and a temperature sensor with ±1°C relative precision calibrated against on-chip references.
Its clock system supports external crystal (8–24 MHz) or internal PLL with selectable HOCO frequencies (16/18/20 MHz), while peripheral clocks are independently configurable: PCLKA up to 120 MHz for ETHERC/DRW2D/GLCDC, PCLKB up to 60 MHz for timers and ADCs, and dedicated IWDT clock at 120 kHz. The device includes MPU, TSIP, CRC calculator, and register write protection for functional safety compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture with 5-stage pipeline and 240 DMIPS @ 120 MHz |
| Max Operating Frequency | 120 MHz system clock (ICLK); enables real-time deterministic execution in motor control and protocol stacks |
| Memory | 2 MB dual-bank code flash (no-wait ≤50 MHz), 640 KB SRAM (no-wait @ 120 MHz), 32 KB data flash (100k erase cycles) |
| Analog Peripherals | Dual 12-bit S12AD units (8 + 21 channels), 2-channel R12DA, on-die temperature sensor (±1°C) |
| Connectivity | Ethernet MAC (10/100 Mbps MII/RMII), 2-channel CAN (ISO11898-1), SDHI/SDSI/MMCIF, QSPI, 3× RSPI, 13× SCI, 3× RIIC |
| Graphics & Display | GLCDC supporting 3-plane overlay, DRW2D 2D engine with vector/bit-blit acceleration, PDC for CMOS camera input |
| Safety & Security | MPU (8 regions), TSIP AES-128/192/256, CRCA with configurable polynomials, IEC60730 self-test functions |
Pinout & Package
Package: PLQP0176KB-A (176-pin LQFP, 24 × 24 mm, 0.5 mm pitch). Pin count and I/O configuration match RX65N Group specification for 176-pin variants: 136 general-purpose I/O pins with 5-V tolerance on 19 pins, pull-up resistors, open-drain capability, and programmable drive strength.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate analog/digital domains enable noise isolation for 12-bit ADC/DAC operation |
| XTAL / EXTAL | Main clock oscillator terminals | Supports 8–24 MHz crystal for precise timing of Ethernet, USB, and RTC functions |
| ETH_MDC / ETH_MDIO / ETH_TXD[3:0] / ETH_RXD[3:0] | Ethernet physical interface | Direct MII/RMII connection without external PHY required for 10/100 Mbps operation |
| SD0_CMD / SD0_CLK / SD0_DAT[3:0] | SD host interface signals | 4-bit SD bus supporting high-speed mode (25 MB/s) for local storage or firmware updates |
| QSPI_IO0–IO3 / QSPI_CLK / QSPI_SSL | Quad SPI interface | Enables fast, secure XIP execution from external serial flash with single/dual/quad I/O modes |
| GLCD_D[23:0] / GLCD_HSYNC / GLCD_VSYNC / GLCD_DE | Graphic LCD controller outputs | Direct RGB interface to TFT panels up to 1024×768 with hardware-accelerated layer composition |
Key Features
| Feature | Design Value |
|---|---|
| Trusted Secure IP (TSIP) | Hardware AES engine with key lengths up to 256 bits and secure key storage for encrypted firmware loading |
| Dual-bank flash with BGO | Enables seamless firmware updates: execute from Bank A while programming Bank B as background operation |
| DRW2D 2D drawing engine | Offloads GUI rendering tasks from CPU - supports bit blitting, rotation, stretching, and CLUT-based color conversion |
| IEC60730 safety support | Integrated oscillation-stop detection, CRC calculator, IWDT windowing, and A/D self-diagnostic for Class B certification |
| Event Link Controller (ELC) | 83 internal event sources routed without CPU intervention - e.g., TPU trigger → A/D start → DMA transfer → interrupt |
Applications
| Industrial HMI Panel | Medical Diagnostic Display |
|---|---|
Use Scenario: Standalone touchscreen display with local data logging, Ethernet connectivity, and real-time alarm visualization. IC Role / Device Role / Timing Role: Main application processor managing GLCDC, DRW2D, SDHI, Ethernet MAC, and dual A/D for sensor monitoring. Use Value: Dual-bank flash enables field-upgradable UI firmware; TSIP secures patient data encryption; 640 KB SRAM buffers full-screen frame buffers and protocol stacks. |
Use Scenario: Portable ultrasound or ECG monitor requiring low-latency image capture, display, and network transmission. IC Role / Device Role / Timing Role: Central controller interfacing CMOS camera via PDC, rendering images via GLCDC+DRW2D, and streaming over Ethernet. Use Value: Hardware-accelerated graphics reduces CPU load for real-time waveform overlay; 12-bit A/D supports precise analog front-end sampling; IEC60730 features aid regulatory approval. |
| Factory Automation Gateway | Smart Energy Meter with HMI |
Use Scenario: Protocol gateway bridging Modbus RTU (via SCI), CANopen (via CAN), and Ethernet/IP for PLC-to-cloud communication. IC Role / Device Role / Timing Role: Real-time protocol stack executor with deterministic timer-triggered CAN message scheduling and Ethernet packet handling. Use Value: MTU3/TPU timers provide sub-microsecond PWM and capture resolution; dual CAN channels isolate fieldbus traffic; MPU isolates protocol stacks for reliability. |
Use Scenario: Revenue-grade meter with LCD display, tamper detection, secure firmware updates, and remote firmware validation. IC Role / Device Role / Timing Role: Safety-certified controller managing metrology A/D, RTC calendar, secure boot, and segmented display driver. Use Value: TSIP validates signed firmware images; RTC with battery backup maintains billing timestamps; 12-bit D/A drives analog output for legacy interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEDFP#30 | Same RX65N Group, identical 176-pin LQFP package, but 1 MB flash and 256 KB SRAM instead of 2 MB/640 KB | Lower memory capacity limits complex GUI or multi-protocol stacks; suitable for cost-sensitive gateways without local storage | Select when application firmware size < 1 MB and no dual-bank update requirement exists |
| R5F566TEBDFP#30 | RX66T Group part: higher 160 MHz CPU, enhanced MTU3 for motor control, no GLCDC/DRW2D, same 176-pin LQFP | Optimized for servo/inverter control with advanced PWM dead-time compensation; lacks display subsystem | Choose for real-time motor control where graphics rendering is unnecessary and higher PWM resolution is critical |
Compared with R5F565N7EGFP#10, the R5F565NEDFP#30 offers reduced memory and cost for simpler applications, while the R5F566TEBDFP#30 trades display capability for superior motor-control peripherals and higher clock speed - making R5F565N7EGFP#10 uniquely balanced for HMI-rich industrial edge devices.
Availability
R5F565N7EGFP#10 is available at Aetrix Electronics and suitable for industrial HMI panels, medical diagnostic displays, factory automation gateways, and smart energy meters requiring stable component supply across long product lifecycles.
Supply support for R5F565N7EGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX65N Group, including R5F565N7EGFP#10, was designed for high-integration industrial HMI and networked edge applications requiring graphics acceleration, functional safety, and secure connectivity - not general-purpose computing.
FAQ
What is the maximum operating frequency and CPU performance of the R5F565N7EGFP#10?
The R5F565N7EGFP#10 operates at a maximum frequency of 120 MHz using the RXv2 CPU core and delivers 240 DMIPS performance. Its single-precision IEEE-754 floating-point unit, dual MAC units, and 32-bit multiplier enable efficient signal processing and control loop execution. This performance level is confirmed in the official Renesas datasheet R01DS0276EJ0240 Rev.2.40.
Does the R5F565N7EGFP#10 support secure firmware updates and cryptographic operations?
Yes, the R5F565N7EGFP#10 integrates Trusted Secure IP (TSIP) supporting AES-128/192/256 encryption, secure key storage, and hardware-accelerated cryptographic operations. It also provides dual-bank flash with background programming (BGO), enabling safe over-the-air firmware updates without halting application execution - a key feature documented for the RX65N Group.
What display interfaces and graphics capabilities does the R5F565N7EGFP#10 include?
The R5F565N7EGFP#10 includes a Graphic-LCD Controller (GLCDC) supporting RGB output up to 1024×768, a 2D Drawing Engine (DRW2D) for hardware-accelerated bit blitting and vector rendering, and a Parallel Data Capture Unit (PDC) for CMOS camera input. These features are explicitly specified in the RX65N Group datasheet for 176-pin variants like R5F565N7EGFP#10.
How many analog-to-digital and digital-to-analog converter channels does the R5F565N7EGFP#10 have?
The R5F565N7EGFP#10 integrates two independent 12-bit A/D converter units: S12AD0 with 8 channels and S12AD1 with 21 channels. It also includes two 12-bit D/A converter channels (R12DA). Both A/D units support self-diagnostic functions and analog input disconnection detection per the RX65N Group specification.
What is the package type and pin count of the R5F565N7EGFP#10?
The R5F565N7EGFP#10 uses the PLQP0176KB-A package: a 176-pin LQFP measuring 24 × 24 mm with 0.5 mm pitch. This matches the RX65N Group's 176-pin variant specification, providing 136 general-purpose I/O pins, 19 of which are 5-V tolerant - details confirmed in Renesas documentation R01DS0276EJ0240.
R5F565N7EGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX65N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F565N7EGFP#10 FAQ
1.How can I place an order for R5F565N7EGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F565N7EGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F565N7EGFP#10 reliable?
The price and inventory of R5F565N7EGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F565N7EGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F565N7EGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F565N7EGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F565N7EGFP#10?
R5F565N7EGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F565N7EGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F565N7EGFP#10?
For technical support, including R5F565N7EGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F565N7EGFP#10 requirements.
6.How does Aetrix verify that R5F565N7EGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F565N7EGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F565N7EGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F565N7EGFP#10?
All R5F565N7EGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F565N7EGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F565N7EGFP#10 part is unused and in its original packaging.
Return procedure for R5F565N7EGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F565N7EGFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

