My Inquiry
My Account
Renesas R5F565N9AGLJ#20
- Part No.:
- R5F565N9AGLJ#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-TFLGA
- Datasheet:
-
R5F565N9AGLJ#20.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100TFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F565N9AGLJ#20 from Renesas is a 120-MHz 32-bit RXv2 MCU with single-precision IEEE-754 FPU, 240 DMIPS performance, 2 MB on-chip code flash (dual-bank), 640 KB SRAM, and integrated Ethernet MAC, CAN, SD host/slave, QSPI, and GLCDC for embedded HMI and industrial connectivity applications.
For engineers reviewing the R5F565N9AGLJ#20 datasheet, R5F565N9AGLJ#20 pinout, R5F565N9AGLJ#20 application, or R5F565N9AGLJ#20 equivalent, key selection considerations include its 176-pin LFBGA package, -40°C to +105°C operating range, dual-bank flash for safe firmware updates, hardware AES/TSIP encryption, and real-time clock with battery backup support.
Technical Context
The R5F565N9AGLJ#20 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates a dedicated 120-kHz IWDT oscillator, memory protection unit (MPU), and Trusted Memory (TM) for IEC60730-compliant safety-critical firmware execution.
Its peripheral subsystem includes an Ethernet MAC with RMII/MII support, two CAN channels (32 mailboxes each), 13 SCI channels supporting UART/SPI/I²C emulation, and a full-featured graphics pipeline with GLCDC and DRW2D for LCD-based HMIs - all synchronized across four independent clock domains (ICLK, PCLKA–D).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC core with 5-stage pipeline, 240 DMIPS @ 120 MHz |
| Flash Memory | 2 MB code flash with dual-bank structure enabling background programming and safe firmware swap |
| SRAM | 640 KB on-chip SRAM (256 KB main + 384 KB expansion), zero-wait-state access at 120 MHz |
| Operating Temp | -40°C to +105°C (G-version), qualified for industrial and extended-temperature embedded systems |
| Package | PLQP0176KB-A: 176-pin LFBGA, 24 × 24 mm, 0.5-mm pitch, 136 general-purpose I/O pins |
| Security | AES-128/192/256 and Trusted Secure IP (TSIP) for secure boot, key management, and encrypted firmware storage |
| Real-Time Clock | RTC with calendar, alarm, time-capture, and VBATT-backed operation for uninterrupted timekeeping |
Pinout & Package
PLQP0176KB-A: 176-pin low-profile fine-pitch ball grid array (LFBGA), 24 × 24 mm body, 0.5-mm ball pitch, 13 × 13 mm die pad area, RoHS-compliant matte tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital (VCC) and analog (AVCC0/AVCC1) rails enable noise isolation for ADC/DAC and precision timing circuits |
| VBATT | Battery backup supply | Directly powers RTC and standby RAM during main power loss; supports coin-cell or supercap integration |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal for high-accuracy system clock; enables PLL multiplication to 120 MHz |
| MD0 / MD1 | Mode setting pins | Determine boot mode (SCI/USB/FINE) and memory configuration at reset release; pulled internally on power-up |
| ETH_MDC / ETH_MDIO | IEEE 802.3 management interface | Enable PHY register access and auto-negotiation control for Ethernet MAC without external PHY management IC |
| SD0_D0–SD0_D3 | SD host data bus (4-bit) | Direct connection to SD memory cards or SDIO peripherals; supports high-speed mode (25 MB/s) per SD 3.01 spec |
| CAN0_TX / CAN0_RX | Channel 0 CAN transceiver I/O | Differential signaling interface compliant with ISO 11898-1; supports standard and extended frames up to 1 Mbps |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates with zero downtime: one bank executes while the other is reprogrammed in background |
| Integrated GLCDC + DRW2D | Hardware-accelerated 2D graphics rendering and LCD controller eliminate need for external display processor in HMI designs |
| IEC60730 safety functions | Includes oscillation-stop detection, CRC calculator (CRCA), self-diagnostic A/D, and register write protection for Class B compliance |
| Event Link Controller (ELC) | 83 internal event signals routed without CPU intervention-e.g., TPU timer output directly triggers A/D conversion start |
| Flexible clock domain partitioning | Independent PCLKA (120 MHz), PCLKB (60 MHz), PCLKC/D (60 MHz) domains optimize power/performance trade-offs per peripheral group |
Applications
| Industrial PLC HMI | Smart Energy Gateway |
|---|---|
Use Scenario: Touch-enabled operator interface for programmable logic controllers with local data logging and remote diagnostics via Ethernet. IC Role / Device Role / Timing Role: Main application processor executing RTOS, driving 4.3″–7″ TFT-LCD via GLCDC, managing CAN fieldbus communication, and hosting web server over 100BASE-TX Ethernet. Use Value: Integrated DRW2D accelerates UI rendering; dual-bank flash allows secure OTA updates without halting control logic; TSIP secures firmware integrity. | Use Scenario: Multi-protocol energy meter gateway aggregating data from Modbus RTU (RS485), M-Bus, and pulse inputs, then forwarding to cloud via Ethernet or cellular modem. IC Role / Device Role / Timing Role: Central protocol translator and data concentrator with dual CAN, 13 SCI channels, SDHI for local storage, and hardware AES for TLS offload. Use Value: 120-MHz RXv2 core handles concurrent protocol stacks; 640 KB SRAM buffers large meter datasets; RTC with VBATT ensures accurate timestamping during brownouts. |
| Medical Infusion Pump | Building Automation Controller |
Use Scenario: Safety-certified infusion pump with motor control, pressure sensing, touch UI, and USB host for configuration dongles. IC Role / Device Role / Timing Role: Real-time controller executing IEC62304-compliant software, managing stepper motor via complementary PWM, sampling analog sensors via 12-bit S12AD, and validating firmware with TSIP. Use Value: MPU enforces memory isolation between safety-critical and non-critical tasks; IWDT with window function prevents runaway code; temperature sensor monitors internal die temp for thermal derating. | Use Scenario: DIN-rail mounted HVAC controller interfacing with BACnet MS/TP, LonWorks, and KNX via isolated UARTs and CAN, while displaying status on monochrome LCD. IC Role / Device Role / Timing Role: Protocol gateway and local decision engine using multiple SCI channels in smart-card or SPI-emulation modes, backed by RTC for scheduling and SDHI for firmware rollback logs. Use Value: 5-V tolerant I/O simplifies level-shifting with legacy building networks; 136 GPIOs support extensive discrete I/O expansion; low-power modes extend uptime in battery-backed configurations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEADFP#30 | Same RX65N Group, 144-pin LFQFP package, 1 MB flash, 256 KB SRAM, -40°C to +85°C (D-version) | Limited peripheral count (e.g., no Ethernet MAC, single CAN), lower I/O count (111 pins), no GLCDC/DRW2D | Select when cost-sensitive, space-constrained designs omit Ethernet/HMI and require simpler packaging. |
| R7FA6M2AF3CFP#AA0 | RX72M Group, 100-MHz ARM Cortex-M4F core, 1 MB flash, 256 KB SRAM, integrated EtherCAT slave controller | ARM ecosystem compatibility, EtherCAT focus, no TSIP or dual-bank flash; different toolchain and peripheral register map | Choose for EtherCAT-based motion control where deterministic real-time Ethernet is mandatory over standard TCP/IP. |
Compared with R5F565N9AGLJ#20, the R5F565NEADFP#30 reduces system cost and footprint but sacrifices Ethernet, graphics, and security features; the R7FA6M2AF3CFP#AA0 offers ARM-based toolchain continuity and EtherCAT, yet lacks the RX65N's dual-bank update safety and integrated TSIP crypto acceleration.
Availability
R5F565N9AGLJ#20 is available at Aetrix Electronics and suitable for industrial HMIs, smart energy gateways, medical infusion pumps, and building automation controllers requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for R5F565N9AGLJ#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT markets.
The RX65N Group targets high-integration industrial and HMI applications requiring real-time performance, functional safety, graphics capability, and secure connectivity - with R5F565N9AGLJ#20 representing its top-tier variant.
FAQ
What is the maximum operating frequency and core type of the R5F565N9AGLJ#20?
The R5F565N9AGLJ#20 operates at a maximum frequency of 120 MHz using the 32-bit RXv2 CPU core. This core delivers 240 DMIPS performance and includes a single-precision IEEE-754 floating-point unit, 5-stage pipeline, and variable-length instruction set for compact, efficient code. Its architecture supports real-time determinism critical for industrial control and HMI applications.
Does the R5F565N9AGLJ#20 support secure firmware updates and cryptographic operations?
Yes, the R5F565N9AGLJ#20 includes hardware-accelerated AES-128/192/256 encryption and the Trusted Secure IP (TSIP) module for secure key management, encrypted firmware storage, and secure boot validation. Its dual-bank flash architecture enables background programming, allowing one bank to run active firmware while the other is updated - ensuring zero-downtime, fail-safe firmware updates essential for industrial deployments.
What display and graphics capabilities does the R5F565N9AGLJ#20 provide?
The R5F565N9AGLJ#20 integrates a Graphic-LCD Controller (GLCDC) supporting up to three overlay planes and a 2D Drawing Engine (DRW2D) for hardware-accelerated vector drawing, bit blitting, rotation, and scaling. It supports 32-/16-/8-bit pixel formats and CLUT-based color lookup tables, eliminating the need for external graphics processors in embedded HMI designs targeting TFT-LCD panels up to WVGA resolution.
How many communication interfaces are integrated into the R5F565N9AGLJ#20?
The R5F565N9AGLJ#20 integrates Ethernet MAC (10/100 Mbps), two CAN 2.0B channels (32 mailboxes each), 13 serial channels (SCIg/h/i supporting UART/SPI/I²C emulation), three RSPI units, one QSPI, SD host/slave interfaces, MMCIF, and USB 2.0 FS host/function with OTG. This comprehensive suite enables multi-protocol connectivity in gateways, HMIs, and industrial controllers without external bridge ICs.
What is the package type and pin count of the R5F565N9AGLJ#20?
The R5F565N9AGLJ#20 uses the PLQP0176KB-A package: a 176-pin low-profile fine-pitch ball grid array (LFBGA) with 24 × 24 mm body size and 0.5-mm ball pitch. It provides 136 general-purpose I/O pins, including 19 5-V tolerant inputs, and supports industrial temperature range (-40°C to +105°C) with robust thermal and mechanical characteristics for demanding embedded environments.
R5F565N9AGLJ#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-TFLGA
- Series:
- RX65N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F565N9AGLJ#20 FAQ
1.How can I place an order for R5F565N9AGLJ#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F565N9AGLJ#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F565N9AGLJ#20 reliable?
The price and inventory of R5F565N9AGLJ#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F565N9AGLJ#20 is usually 5 days.
3.What payment methods are accepted for R5F565N9AGLJ#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F565N9AGLJ#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F565N9AGLJ#20?
R5F565N9AGLJ#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F565N9AGLJ#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F565N9AGLJ#20?
For technical support, including R5F565N9AGLJ#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F565N9AGLJ#20 requirements.
6.How does Aetrix verify that R5F565N9AGLJ#20 is sourced from the original manufacturer or authorized distributors?
All R5F565N9AGLJ#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F565N9AGLJ#20 meets industry standards.
7.What is the process for return or replacement of R5F565N9AGLJ#20?
All R5F565N9AGLJ#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F565N9AGLJ#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F565N9AGLJ#20 part is unused and in its original packaging.
Return procedure for R5F565N9AGLJ#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F565N9AGLJ#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
