My Inquiry
My Account
Renesas R5F565N9BGFP#10
- Part No.:
- R5F565N9BGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F565N9BGFP#10.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,267
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F565N9BGFP#10 from Renesas is a 120-MHz 32-bit RXv2 core MCU with on-chip FPU, 240 DMIPS performance, 2 MB code flash, 640 KB SRAM, Ethernet MAC, dual CAN, SD host/slave, QSPI, and hardware AES/TSIP encryption. It targets industrial HMI, networked gateways, and secure IoT edge controllers requiring real-time deterministic execution, rich connectivity, and functional safety support.
For engineers reviewing the R5F565N9BGFP#10 datasheet, R5F565N9BGFP#10 pinout, R5F565N9BGFP#10 application, or R5F565N9BGFP#10 equivalent, key selection criteria include its 176-pin LFBGA package (PLQP0176KB-A), dual-bank flash for safe firmware updates, integrated Ethernet PHY interface, 12-bit dual A/D converters with self-diagnostic capability, and IEC60730-compliant safety features including CRC, IWDT, and register write protection.
Technical Context
The R5F565N9BGFP#10 implements the RXv2 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates a single-precision IEEE-754 FPU, two MAC units, and a 32-bit multiplier with one-cycle execution - all operating at up to 120 MHz with 240 DMIPS throughput.
Its clock system combines external crystal oscillators (8–24 MHz), internal PLL, and multiple on-chip oscillators (LOCO/HOCO/IWDT-dedicated) to drive independent peripheral clocks: ICLK (120 MHz), PCLKA (120 MHz for ETHERC/EDMAC/AES/GLCDC), PCLKB (60 MHz for most peripherals), and dedicated ADCLKs (60 MHz). The MPU supports eight configurable memory protection regions down to 16-byte granularity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit CISC Harvard architecture with 5-stage pipeline and variable-length instructions |
| Max Operating Frequency | 120 MHz - enables 240 DMIPS real-time processing with zero-wait access to flash at ≤50 MHz |
| Memory | 2 MB dual-bank code flash (supports background programming and bank swap), 640 KB SRAM (no wait states), 32 KB data flash (100k erase cycles) |
| Connectivity | Ethernet MAC + PHY, 2× CAN (ISO11898-1, 32 mailboxes/channel), 11× SCI, 3× RSPI, 1× QSPI, 3× I²C, SDHI/SDSI/MMCIF |
| Analog Peripherals | Dual 12-bit A/D converters (8 + 21 channels), 2× 12-bit D/A converters, on-chip temperature sensor (±1°C) |
| Security & Safety | AES-128/192/256, Trusted Secure IP (TSIP), MPU, CRC calculator (8/32-bit), IWDT with window function, register write protection |
| Package | 176-pin LFBGA (PLQP0176KB-A), 24 × 24 mm, 0.5-mm pitch, –40°C to +105°C (G-version) |
Pinout & Package
Package: PLQP0176KB-A - 176-pin Low-Profile Fine-Pitch Ball Grid Array, 24 × 24 mm body, 0.5-mm ball pitch, lead-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital (VCC) and analog (AVCC0/AVCC1) rails; supports 2.7–3.6 V operation with independent noise filtering |
| XTAL / EXTAL | Main clock oscillator terminals | Accepts 8–24 MHz crystal for high-accuracy system timing; enables PLL multiplication to 120 MHz |
| RES# | Active-low reset input | Asynchronous hardware reset; initiates full device initialization sequence upon low assertion |
| ETH_MDC / ETH_MDIO | IEEE 802.3 management interface | Provides MDIO serial bus for PHY register configuration and status monitoring in Ethernet applications |
| ETH_TXD[3:0] / ETH_RXD[3:0] | Ethernet physical layer data | 4-bit transmit/receive data bus supporting MII mode; RMII mode uses subset (TXD[1:0], RXD[1:0]) |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 Full-Speed interface | Supports host/function/OTG operation; integrated transceiver eliminates need for external USB PHY |
| SD0_* / SD1_* | SD host/slave interface signals | Dual SD interfaces: SDHI (1-/4-bit SD/SDIO) and SDSI (1-/4-bit SDIO/SPI) with DMA support |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates without halting real-time operation - critical for industrial gateways requiring zero-downtime field upgrades |
| Integrated Ethernet PHY | Eliminates external PHY IC and associated layout complexity; supports MII/RMII and Wake-on-LAN for low-power networked devices |
| IEC60730 Class B compliance support | Includes oscillation-stop detection, CRC calculator, IWDT with window function, A/D self-diagnostic, and register write protection - reduces certification effort |
| Hardware-accelerated cryptography | On-chip AES engine and TSIP module provide authenticated encryption/decryption without CPU overhead - essential for secure OTA updates and data privacy |
| Event Link Controller (ELC) | 83 internal event signals enable direct peripheral-to-peripheral triggering (e.g., timer → A/D start), reducing CPU intervention and interrupt latency |
Applications
| Industrial HMI Controller | Secure Network Gateway |
|---|---|
Use Scenario: Touch-based operator interface for PLC-controlled machinery with local graphics rendering and remote diagnostics via Ethernet. IC Role / Device Role / Timing Role: Primary application processor executing RTOS, driving GLCDC + DRW2D for 2D graphics, managing Ethernet/USB/SD for firmware updates and data logging. Use Value: Integrated 2D drawing engine and graphic-LCD controller eliminate external GPU; dual-bank flash enables safe over-the-air updates without disrupting HMI operation. |
Use Scenario: Edge gateway aggregating Modbus RTU/TCP, CAN bus, and sensor data before forwarding to cloud via Ethernet or USB-connected cellular modem. IC Role / Device Role / Timing Role: Central protocol translator and security enforcer - performs CAN/Ethernet bridging, AES encryption of telemetry, and IEC60730-compliant runtime checks. Use Value: Dual CAN + Ethernet + USB + SD interfaces consolidate connectivity; TSIP and hardware AES ensure end-to-end data confidentiality without software crypto bottlenecks. |
| Smart Energy Metering Hub | Medical Device Data Logger |
Use Scenario: DIN-rail mounted metering concentrator collecting pulse/RS485 data from submeters, performing tariff calculation, and reporting via Ethernet or SD card. IC Role / Device Role / Timing Role: Real-time data aggregator with RTC timestamping, secure storage (AES-encrypted logs), and tamper-resistant boot via Trusted Memory (TM) function. Use Value: On-chip RTC with battery backup maintains time during power loss; dual A/D converters support simultaneous voltage/current sampling with self-diagnostic for metrology accuracy validation. |
Use Scenario: Portable diagnostic device capturing ECG/temperature/saturation data, storing locally on SD card, and uploading encrypted reports via USB to clinical workstation. IC Role / Device Role / Timing Role: Low-power medical data acquisition controller - manages analog front-end (S12AD), temperature sensor, SDHI, USB, and AES-encrypted storage. Use Value: 0.19 mA/MHz active current and deep software standby mode extend battery life; IEC60730 safety features satisfy regulatory requirements for Class II medical electronics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEBDFP#30 | Same RX65N Group, 144-pin LQFP package (PLQP0144KA-B), 1.5 MB flash, 256 KB SRAM, no Ethernet PHY | Lacks integrated Ethernet PHY and has reduced memory; suited for cost-sensitive non-networked control applications | Select when Ethernet PHY is unnecessary and PCB space allows larger LQFP footprint; verify pin compatibility for GPIO/peripheral mapping |
| R5F566TEBDFP#30 | RX66T Group part: higher 160 MHz CPU, enhanced MTU3 timers for motor control, no TSIP or GLCDC, same 144-pin LQFP | Optimized for real-time motor drive (e.g., inverters) rather than HMI/networking; lacks graphics/security accelerators | Prefer for servo/PMSM control where PWM precision and encoder interfacing outweigh need for Ethernet or encryption |
Compared with R5F565N9BGFP#10, the R5F565NEBDFP#30 offers lower cost and simpler layout but requires external PHY for Ethernet, while the R5F566TEBDFP#30 delivers superior motor-control timing and PWM resolution at the expense of graphics, security, and networking peripherals - making each suitable for distinct subsystem roles within industrial systems.
Availability
R5F565N9BGFP#10 is available at Aetrix Electronics and suitable for industrial HMI, secure network gateways, and smart energy metering requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for R5F565N9BGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX65N Group, including R5F565N9BGFP#10, was designed for high-integration industrial edge devices demanding real-time performance, functional safety, rich connectivity, and hardware security - targeting HMI, gateway, and metering applications with extended temperature and reliability requirements.
FAQ
What is the maximum operating frequency and performance rating of the R5F565N9BGFP#10?
The R5F565N9BGFP#10 operates at a maximum frequency of 120 MHz and delivers 240 DMIPS of processing performance. Its RXv2 CPU core includes a single-precision IEEE-754 floating-point unit, two multiply-and-accumulate units, and a 32-bit multiplier with one-cycle instruction execution - all confirmed in the official R01DS0276EJ0240 datasheet Rev.2.40.
Does the R5F565N9BGFP#10 include an integrated Ethernet PHY?
Yes, the R5F565N9BGFP#10 integrates a full IEEE 802.3-compliant Ethernet PHY supporting both MII and RMII interfaces, enabling direct connection to magnetics and RJ45 without external PHY components. This is explicitly documented in the "Communication function" section of the R01DS0276EJ0240 datasheet.
What security features does the R5F565N9BGFP#10 provide for secure firmware and data handling?
The R5F565N9BGFP#10 includes AES-128/192/256 encryption engines, Trusted Secure IP (TSIP) for key management, Trusted Memory (TM) to protect code flash against read-out, CRC calculator (8/32-bit), independent watchdog timer (IWDT) with window function, and register write protection - all verified in the "Safety" section of the R01DS0276EJ0240 datasheet.
What is the package type and pin count of the R5F565N9BGFP#10?
The R5F565N9BGFP#10 uses a 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA) package designated PLQP0176KB-A, measuring 24 × 24 mm with 0.5-mm ball pitch. This is specified in the "Outline of Specifications" table on page 2 of the R01DS0276EJ0240 datasheet.
How does the R5F565N9BGFP#10 support functional safety standards like IEC60730?
The R5F565N9BGFP#10 provides dedicated hardware features for IEC60730 Class B compliance, including oscillation-stoppage detection, frequency measurement circuitry, CRC calculator (CRCA), independent watchdog timer (IWDT) with window function, self-diagnostic A/D converter functionality, and register write protection - all detailed in the "Useful functions for IEC60730 compliance" section of the R01DS0276EJ0240 datasheet.
R5F565N9BGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX65N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F565N9BGFP#10 FAQ
1.How can I place an order for R5F565N9BGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F565N9BGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F565N9BGFP#10 reliable?
The price and inventory of R5F565N9BGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F565N9BGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F565N9BGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F565N9BGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F565N9BGFP#10?
R5F565N9BGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F565N9BGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F565N9BGFP#10?
For technical support, including R5F565N9BGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F565N9BGFP#10 requirements.
6.How does Aetrix verify that R5F565N9BGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F565N9BGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F565N9BGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F565N9BGFP#10?
All R5F565N9BGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F565N9BGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F565N9BGFP#10 part is unused and in its original packaging.
Return procedure for R5F565N9BGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F565N9BGFP#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
