My Inquiry
My Account
Renesas R5F565N9EGFP#10
- Part No.:
- R5F565N9EGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F565N9EGFP#10.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,570
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F565N9EGFP#10 from Renesas is a 120-MHz 32-bit RXv2 microcontroller with integrated FPU, 240 DMIPS performance, 2 MB on-chip code flash (dual-bank), 640 KB SRAM, Ethernet MAC, CAN, SD host/slave, QSPI, and hardware AES/TSIP encryption. It targets industrial HMI, networked gateways, and secure IoT edge controllers requiring real-time processing, connectivity, and functional safety support.
For engineers reviewing the R5F565N9EGFP#10 datasheet, R5F565N9EGFP#10 pinout, R5F565N9EGFP#10 application, or R5F565N9EGFP#10 equivalent, this MCU delivers deterministic real-time execution, IEC60730-compliant self-test features, dual-bank flash for safe firmware updates, and integrated peripherals including GLCDC, DRW2D, and PDC for embedded display and vision subsystems.
Technical Context
The R5F565N9EGFP#10 implements the RXv2 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates a single-precision IEEE-754 FPU, two MAC units, and a 32-bit multiplier executing in one cycle - enabling efficient motor control and signal processing.
Its clock system supports external crystal (8–24 MHz) or internal PLL, with independent domain clocks: ICLK up to 120 MHz for CPU, PCLKA up to 120 MHz for Ethernet/DRW2D/GLCDC, and PCLKB up to 60 MHz for timers and ADC. The MPU enforces eight memory protection regions, while Trusted Memory (TM) prevents unauthorized read access to protected flash sectors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit, 120 MHz max, 240 DMIPS - enables high-throughput deterministic real-time control without external co-processors. |
| Memory | 2 MB dual-bank code flash (no-wait ≤50 MHz), 640 KB SRAM (no-wait at 120 MHz), 32 KB data flash (100k erase cycles) - supports atomic firmware updates and fast data logging. |
| Connectivity | Ethernet MAC (10/100 Mbps MII/RMII), 2× CAN (ISO11898-1, 32 mailboxes/channel), 3× RSPI, 1× QSPI, 3× I2C (1 Mbps), 13× SCI - enables multi-protocol industrial networking and peripheral expansion. |
| Analog & Timing | Two 12-bit ADCs (8 + 21 channels, 0.48 µs/ch), 2× 12-bit DACs, RTC with battery backup, 25× timers including MTU3 (complementary PWM), TPU, CMTW - supports precision sensor acquisition and motor drive timing. |
| Security & Safety | AES-128/192/256, TSIP, CRC calculator (8/32-bit), MPU, register write protection, IWDT with window function - meets IEC60730 Class B requirements and secure boot implementation. |
| Display & Vision | GLCDC (3-plane overlay), DRW2D (vector/bit-blit), PDC (CMOS camera interface) - enables local GUI rendering and image capture without external graphics controller. |
| Package & Temp | LQFP-176 (24 × 24 mm, 0.5 mm pitch), –40°C to +105°C (G-version) - suitable for extended-temperature industrial environments with standard surface-mount assembly. |
Pinout & Package
LQFP-176 package (PLQP0176KB-A), 24 × 24 mm, 0.5 mm pitch, 136 general-purpose I/O pins (5-V tolerant on 19 pins), 1 dedicated IRQ input, pull-up resistors and open-drain capability on all I/O ports.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate analog/digital domains enable noise isolation; 2.7–3.6 V operation supports wide industrial input range. |
| XTAL / EXTAL | Main clock oscillator terminals | Supports 8–24 MHz crystal for precise timing; paired with PLL for stable 120 MHz system clock. |
| ETH_MDC / ETH_MDIO / ETH_TXD[3:0] / ETH_RXD[3:0] | Ethernet PHY interface | Direct MII/RMII connection to external PHY - eliminates need for glue logic in wired industrial Ethernet designs. |
| SD0_CLK / SD0_CMD / SD0_DATA[3:0] | SD host interface signals | 1-/4-bit SD bus supporting SD memory and SDIO cards up to 25 MB/s - enables local storage and wireless module integration. |
| QSPI_IO0–IO3 / QSPI_CLK / QSPI_SSL | Quad SPI interface | Direct connection to serial NOR/NAND flash - accelerates boot time and enables XIP execution from external memory. |
| MTU3_TIOA[0:7] / MTU3_TIOC[0:7] | Complementary PWM outputs | Hardware dead-time insertion and non-overlapping waveform generation - simplifies 3-phase inverter control without software overhead. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming and seamless bank switching - critical for fail-safe OTA updates in unattended field devices. |
| Trusted Secure IP (TSIP) | Hardware-accelerated AES and key management - provides root-of-trust for secure boot, encrypted firmware, and TLS offload. |
| Graphic-LCD controller (GLCDC) | 3-layer composition (background + 2 graphics planes) with alpha blending - reduces CPU load for dynamic HMI rendering. |
| Event Link Controller (ELC) | 83 internal event signals routed without CPU intervention - enables deterministic timer-triggered ADC sampling or PWM synchronization. |
| IEC60730 compliance functions | Oscillation-stop detection, CRC calculator, IWDT windowing, A/D self-diagnostic - satisfies Class B functional safety requirements out-of-box. |
Applications
| Industrial HMI Gateway | Secure Networked PLC Edge Node |
|---|---|
Use Scenario: Local operator interface with Ethernet backhaul, SD card logging, and CAN-connected field devices. IC Role / Device Role / Timing Role: Central controller managing GLCDC-driven TFT display, DRW2D-accelerated UI animations, and real-time CAN message routing. Use Value: Integrated graphics engine and dual-bank flash eliminate external frame buffer and enable zero-downtime firmware upgrades during runtime. |
Use Scenario: DIN-rail mounted edge node aggregating Modbus TCP over Ethernet and CANopen over CAN for factory automation. IC Role / Device Role / Timing Role: Protocol gateway with hardware-accelerated CRC, TSIP-secured communication stack, and deterministic interrupt latency under 100 ns. Use Value: On-chip Ethernet MAC + dual CAN + IEC60730 features reduce BOM count and certification effort for industrial safety-critical deployments. |
| Smart Energy Meter with Display | Embedded Vision Terminal |
Use Scenario: Revenue-grade meter with LCD display, tamper detection, and secure remote firmware update via Ethernet. IC Role / Device Role / Timing Role: Main MCU handling metrology calculations (via FPU), RTC-based billing intervals, and AES-encrypted firmware validation. Use Value: Dual-bank flash and TSIP allow cryptographically signed updates without service interruption or external security IC. |
Use Scenario: Compact vision terminal capturing CMOS camera feed, performing edge inference preprocessing, and displaying results on LCD. IC Role / Device Role / Timing Role: Image acquisition via PDC, real-time DRW2D-based ROI cropping, and GLCDC-driven overlay of analytics metadata. Use Value: Parallel data capture unit + 2D drawing engine offload CPU from pixel-level operations - enabling 30 fps video processing within thermal envelope. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F565NEBDFP#30 | LQFP-144 package, 1.5 MB flash, 256 KB SRAM, same RXv2 core and peripheral set except reduced I/O (111 pins) and no SD slave interface. | Suitable for space-constrained designs where full 176-pin I/O and dual SD interfaces are unnecessary. | Select when board layout area is limited and Ethernet/CAN/USB functionality remains essential but display/vision features are scaled back. |
| R5F566TEBDFP#30 | RX66T Group, 160 MHz, enhanced MTU3 with 3-phase PWM and encoder interface, 1.5 MB flash, LQFP-144 - optimized for motor control, lacks Ethernet and GLCDC. | Targeted at servo drives and inverters requiring higher PWM resolution and encoder feedback, not networked HMI. | Choose for motion control applications demanding >120 MHz timing precision and hardware encoder support - not a drop-in replacement for R5F565N9EGFP#10. |
Compared with R5F565N9EGFP#10, the R5F565NEBDFP#30 offers identical architecture and safety features in a smaller footprint but sacrifices I/O count and SD slave capability; the R5F566TEBDFP#30 trades Ethernet and graphics for superior motor control peripherals and higher clock speed - making it complementary rather than substitutable in HMI or gateway roles.
Availability
R5F565N9EGFP#10 is available at Aetrix Electronics and suitable for industrial HMI, networked PLC edge nodes, smart energy meters, and embedded vision terminals requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F565N9EGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX65N Group, including R5F565N9EGFP#10, was designed for high-integration industrial applications requiring real-time performance, functional safety, secure connectivity, and rich human-machine interface capabilities - bridging the gap between general-purpose MCUs and application-specific processors.
FAQ
What is the maximum operating frequency and core type of the R5F565N9EGFP#10?
The R5F565N9EGFP#10 operates at a maximum frequency of 120 MHz using the 32-bit RXv2 CPU core. This core delivers 240 DMIPS performance and includes a single-precision IEEE-754 floating-point unit, two MAC units, and a 32-bit multiplier with one-cycle execution - enabling high-efficiency real-time computation for industrial control and signal processing tasks within the R5F565N9EGFP#10.
Does the R5F565N9EGFP#10 support secure firmware updates?
Yes, the R5F565N9EGFP#10 supports secure firmware updates via its dual-bank flash architecture and Trusted Secure IP (TSIP). The dual-bank configuration allows background programming of one bank while executing from the other, enabling zero-downtime updates. TSIP provides hardware-accelerated AES encryption and secure key management, allowing cryptographic verification of firmware images before installation - a core capability of the R5F565N9EGFP#10 for trusted device deployment.
What display interfaces does the R5F565N9EGFP#10 integrate?
The R5F565N9EGFP#10 integrates a Graphic-LCD Controller (GLCDC) supporting 3-plane overlay (background, graphic 1, graphic 2), a 2D Drawing Engine (DRW2D) for vector and bit-blit operations, and a Parallel Data Capture Unit (PDC) for direct CMOS camera input. These peripherals enable local GUI rendering, animation acceleration, and image acquisition without external graphics controllers - key differentiators of the R5F565N9EGFP#10 in HMI and vision applications.
How many CAN channels does the R5F565N9EGFP#10 support, and what protocol compliance does it offer?
The R5F565N9EGFP#10 supports two CAN channels compliant with ISO11898-1, each with 32 configurable mailboxes for standard and extended frames. Each channel supports bit rates up to 1 Mbps and includes hardware filtering, loopback mode, and error counters - making the R5F565N9EGFP#10 suitable for robust industrial fieldbus communication in gateways and distributed control systems.
What is the operating temperature range and package type of the R5F565N9EGFP#10?
The R5F565N9EGFP#10 is offered in the G-version with an operating temperature range of –40°C to +105°C and packaged in a 176-pin LQFP (PLQP0176KB-A, 24 × 24 mm, 0.5 mm pitch). This package provides 136 general-purpose I/O pins with 5-V tolerance on 19 pins, pull-up resistors, and open-drain capability - ensuring reliable operation in harsh industrial environments and compatibility with standard PCB assembly processes for the R5F565N9EGFP#10.
R5F565N9EGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX65N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv2
- Core Size:
- 32-Bit
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F565N9EGFP#10 FAQ
1.How can I place an order for R5F565N9EGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F565N9EGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F565N9EGFP#10 reliable?
The price and inventory of R5F565N9EGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F565N9EGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F565N9EGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F565N9EGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F565N9EGFP#10?
R5F565N9EGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F565N9EGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F565N9EGFP#10?
For technical support, including R5F565N9EGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F565N9EGFP#10 requirements.
6.How does Aetrix verify that R5F565N9EGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F565N9EGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F565N9EGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F565N9EGFP#10?
All R5F565N9EGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F565N9EGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F565N9EGFP#10 part is unused and in its original packaging.
Return procedure for R5F565N9EGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F565N9EGFP#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
